



Welcome to [E-XFL.COM](#)


### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

Product Status	Obsolete
Type	SC3400 Core
Interface	EBI/EMI, Ethernet, I <sup>2</sup> C, PCI, Serial RapidIO, SPI, TDM, UART, UTOPIA
Clock Rate	1GHz
Non-Volatile Memory	ROM (96kB)
On-Chip RAM	10.5MB
Voltage - I/O	3.30V
Voltage - Core	1.00V
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/kmc8144vt1000a">https://www.e-xfl.com/product-detail/nxp-semiconductors/kmc8144vt1000a</a>



**Figure 4. MSC8144 FC-PBGA Package, Bottom View**

**Table 1. Signal List by Ball Number (continued)**

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode <sup>2</sup>								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
G23	MBA1										V <sub>DDDDR</sub>
G24	MA3										V <sub>DDDDR</sub>
G25	MA8										V <sub>DDDDR</sub>
G26	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
G27	GND										GND
G28	MCK0										V <sub>DDDDR</sub>
H1	Reserved <sup>1</sup>										—
H2	CLKIN										V <sub>DDIO</sub>
H3	HRESET										V <sub>DDIO</sub>
H4	PCI_CLK_IN										V <sub>DDIO</sub>
H5	NMI										V <sub>DDIO</sub>
H6	URXD/GPIO14/IRQ8/ RC_LDF <sup>3, 6</sup>	RC_LDF	UART/GPIO/IRQ								V <sub>DDIO</sub>
H7	GE1_RX_ER/PCI_AD6/ GPIO25/IRQ15 <sup>3, 6</sup>		GPIO/ IRQ	Ethernet 1	PCI			GPIO/ IRQ	Ethernet 1		V <sub>DDIO</sub>
H8	GE1_CRS/PCI_AD5		PCI	Ethernet 1	PCI			Ethernet 1			V <sub>DDIO</sub>
H9	GND										GND
H10	V <sub>DD</sub>										V <sub>DD</sub>
H11	GND										GND
H12	V <sub>DD</sub>										V <sub>DD</sub>
H13	GND										GND
H14	V <sub>DD</sub>										V <sub>DD</sub>
H15	V <sub>DD</sub>										V <sub>DD</sub>
H16	V <sub>DD</sub>										V <sub>DD</sub>
H17	GND										GND
H18	V <sub>DD</sub>										V <sub>DD</sub>
H19	GND										GND
H20	V <sub>DD</sub>										V <sub>DD</sub>
H21	V <sub>DD</sub>										V <sub>DD</sub>
H22	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
H23	MBA0										V <sub>DDDDR</sub>
H24	MA15										V <sub>DDDDR</sub>
H25	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
H26	MA9										V <sub>DDDDR</sub>
H27	MA7										V <sub>DDDDR</sub>
H28	MCK0										V <sub>DDDDR</sub>
J1	Reserved <sup>1</sup>										—
J2	GND										GND
J3	V <sub>DDIO</sub>										V <sub>DDIO</sub>
J4	STOP_BS										V <sub>DDIO</sub>
J5	NMI_OUT <sup>4</sup>										V <sub>DDIO</sub>
J6	INT_OUT <sup>4</sup>										V <sub>DDIO</sub>
J7	SDA/GPIO27 <sup>3, 4, 6</sup>		I2C/GPIO								V <sub>DDIO</sub>

**Table 1. Signal List by Ball Number (continued)**

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode <sup>2</sup>								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
AE19	GND										GND
AE20	V <sub>DDM3IO</sub>										V <sub>DDM3IO</sub>
AE21	Reserved <sup>1</sup>										—
AE22	GND										GND
AE23	GND										GND
AE24	GND										GND
AE25	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AE26	GND										GND
AE27	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AE28	GND										GND
AF1	Reserved <sup>1</sup>										—
AF2	V <sub>DDIO</sub>										V <sub>DDIO</sub>
AF3	GND										GND
AF4	TDM0RDAT/ RCFG_CLKIN_RNG	RCFG_ CLKIN_ RNG	TDM								V <sub>DDIO</sub>
AF5	TDM0TSYN/RCW_SRC2	RCW_ SRC2	TDM								V <sub>DDIO</sub>
AF6	TDM1RDAT/RC0	RC0	TDM								V <sub>DDIO</sub>
AF7	V <sub>DDIO</sub>										V <sub>DDIO</sub>
AF8	GND										GND
AF9	TDM2RDAT/RC4	RC4	TDM								V <sub>DDIO</sub>
AF10	TDM2TCLK		TDM								V <sub>DDIO</sub>
AF11	GPIO22/ $\overline{\text{IRQ4}}$ <sup>3, 6</sup> /SPIMOSI		GPIO/IRQ/SPI								V <sub>DDIO</sub>
AF12	GND										GND
AF13	GND										GND
AF14	V <sub>DDM3IO</sub>										V <sub>DDM3IO</sub>
AF15	GND										GND
AF16	GND										GND
AF17	Reserved <sup>1</sup>										—
AF18	V <sub>DDM3IO</sub>										V <sub>DDM3IO</sub>
AF19	GND										GND
AF20	Reserved <sup>1</sup>										—
AF21	Reserved <sup>1</sup>										—
AF22	M3_RESET										V <sub>DDM3IO</sub>
AF23	GND										GND
AF24	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AF25	GND										GND
AF26	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AF27	GND										GND
AF28	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AG1	Reserved <sup>1</sup>										—
AG2	GPIO16/ $\overline{\text{IRQ0}}$ <sup>3, 6</sup>		GPIO/IRQ								V <sub>DDIO</sub>
AG3	TDM0TCLK		TDM								V <sub>DDIO</sub>

**Table 1. Signal List by Ball Number (continued)**

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode <sup>2</sup>								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
AG4	TDM0RSYN/RCW_SRC0	RCW_SRC0	TDM								V <sub>DDIO</sub>
AG5	TDM0RCLK		TDM								V <sub>DDIO</sub>
AG6	TDM0TDAT/RCW_SRC1	RCW_SRC1	TDM								V <sub>DDIO</sub>
AG7	TDM2TSYN/RC7	RC7	TDM								V <sub>DDIO</sub>
AG8	TDM2RCLK		TDM								V <sub>DDIO</sub>
AG9	TDM2RSYN/RC5	RC5	TDM								V <sub>DDIO</sub>
AG10	GPIO24/IRQ6 <sup>3, 6</sup> /SPISEL		GPIO/IRQ/SPI								V <sub>DDIO</sub>
AG11	GPIO23/IRQ5 <sup>3, 6</sup> /SPIMISO		GPIO/IRQ/SPI								V <sub>DDIO</sub>
AG12	Reserved <sup>1</sup>										—
AG13	GND										GND
AG14	GND										GND
AG15	GND										GND
AG16	GND										GND
AG17	Reserved <sup>1</sup>										—
AG18	Reserved <sup>1</sup>										—
AG19	GND										GND
AG20	GND										GND
AG21	V <sub>DDM3IO</sub>										V <sub>DDM3IO</sub>
AG22	GND										GND
AG23	GND										GND
AG24	GND										GND
AG25	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AG26	GND										GND
AG27	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AG28	GND										GND
AH1	Reserved <sup>1</sup>										—
AH2	Reserved <sup>1</sup>										—
AH3	Reserved <sup>1</sup>										—
AH4	Reserved <sup>1</sup>										—
AH5	Reserved <sup>1</sup>										—
AH6	Reserved <sup>1</sup>										—
AH7	Reserved <sup>1</sup>										—
AH8	Reserved <sup>1</sup>										—
AH9	Reserved <sup>1</sup>										—
AH10	Reserved <sup>1</sup>										—
AH11	Reserved <sup>1</sup>										—
AH12	Reserved <sup>1</sup>										—
AH13	Reserved <sup>1</sup>										—
AH14	Reserved <sup>1</sup>										—
AH15	Reserved <sup>1</sup>										—
AH16	Reserved <sup>1</sup>										—

## 2.3 Default Output Driver Characteristics

Table 4 provides information on the characteristics of the output driver strengths.

**Table 4. Output Drive Impedance**

Driver Type	Output Impedance ( $\Omega$ )
DDR signal	18
DDR2 signal	18 35 (half strength mode)

## 2.4 Thermal Characteristics

Table 5 describes thermal characteristics of the MSC8144 for the FC-PBGA packages.

**Table 5. Thermal Characteristics for the MSC8144**

Characteristic	Symbol	FC-PBGA 29 × 29 mm <sup>5</sup>		Unit
		Natural Convection	200 ft/min (1 m/s) airflow	
Junction-to-ambient <sup>1, 2</sup>	$R_{\theta JA}$	20	15	°C/W
Junction-to-ambient, four-layer board <sup>1, 3</sup>	$R_{\theta JA}$	15	12	°C/W
Junction-to-board (bottom) <sup>4</sup>	$R_{\theta JB}$	7		°C/W
Junction-to-case <sup>5</sup>	$R_{\theta JC}$	0.8		°C/W
<b>Notes:</b> <ol style="list-style-type: none"> <li>1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.</li> <li>2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.</li> <li>3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.</li> <li>4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package.</li> <li>5. Thermal resistance between the active surface of the die and the case top surface determined by the cold plate method (MIL SPEC-883 Method 1012.1) with the calculated case temperature.</li> </ol>				

## 2.5.1.2 DDR (2.5V) SDRAM DC Electrical Characteristics

Table 7 provides the recommended operating conditions for the DDR SDRAM component(s) of the MSC8144 when  $V_{DDDDR}(\text{typ}) = 2.5 \text{ V}$ .

**Table 7. DDR SDRAM DC Electrical Characteristics for  $V_{DDDDR}(\text{typ}) = 2.5 \text{ V}$**

Parameter/Condition	Symbol	Min	Max	Unit
I/O supply voltage <sup>1</sup>	$V_{DDDDR}$	2.3	2.7	V
I/O reference voltage <sup>2</sup>	$MV_{REF}$	$0.49 \times V_{DDDDR}$	$0.51 \times V_{DDDDR}$	V
I/O termination voltage <sup>3</sup>	$V_{TT}$	$MV_{REF} - 0.04$	$MV_{REF} + 0.04$	V
Input high voltage	$V_{IH}$	$MV_{REF} + 0.15$	$V_{DDDDR} + 0.3$	V
Input low voltage	$V_{IL}$	-0.3	$MV_{REF} - 0.15$	V
Output leakage current <sup>4</sup>	$I_{OZ}$	-50	50	$\mu\text{A}$
Output high current ( $V_{OUT} = 1.95 \text{ V}$ )	$I_{OH}$	-16.2	—	mA
Output low current ( $V_{OUT} = 0.35 \text{ V}$ )	$I_{OL}$	16.2	—	mA
<b>Notes:</b> <ol style="list-style-type: none"> <li><math>V_{DDDDR}</math> is expected to be within 50 mV of the DRAM <math>V_{DD}</math> at all times.</li> <li><math>MV_{REF}</math> is expected to be equal to <math>0.5 \times V_{DDDDR}</math>, and to track <math>V_{DDDDR}</math> DC variations as measured at the receiver. Peak-to-peak noise on <math>MV_{REF}</math> may not exceed <math>\pm 2\%</math> of the DC value.</li> <li><math>V_{TT}</math> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to <math>MV_{REF}</math>. This rail should track variations in the DC level of <math>V_{DDDDR}</math>.</li> <li>Output leakage is measured with all outputs are disabled, <math>0 \text{ V} \leq V_{OUT} \leq V_{DDDDR}</math>.</li> </ol>				

Table 8 lists the current draw characteristics for  $MV_{REF}$ .

**Table 8. Current Draw Characteristics for  $MV_{REF}$**

Parameter / Condition	Symbol	Min	Max	Unit
Current draw for $MV_{REF}$	$I_{MVREF}$	—	500	$\mu\text{A}$
<b>Note:</b> The voltage regulator for $MV_{REF}$ must be able to supply up to 500 $\mu\text{A}$ current.				

Figure 8 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement ( $t_{DDKMH}$ ).




Figure 8. Timing for  $t_{DDKMH}$

Figure 9 shows the DDR SDRAM output timing diagram.




Figure 9. DDR SDRAM Output Timing



**Table 25. Short Run Transmitter AC Timing Specifications—1.25 GBaud (continued)**

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Multiple output skew	$S_{MO}$		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	$\pm 100$ ppm

**Table 26. Short Run Transmitter AC Timing Specifications—2.5 GBaud**

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Output Voltage	$V_O$	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	$V_{DIFFPP}$	500	1000	mV <sub>PP</sub>	
Deterministic Jitter	$J_D$		0.17	UI <sub>PP</sub>	
Total Jitter	$J_T$		0.35	UI <sub>PP</sub>	
Multiple Output skew	$S_{MO}$		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	400	400	ps	$\pm 100$ ppm

**Table 27. Short Run Transmitter AC Timing Specifications—3.125 GBaud**

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Output Voltage	$V_O$	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	$V_{DIFFPP}$	500	1000	mV <sub>PP</sub>	
Deterministic Jitter	$J_D$		0.17	UI <sub>PP</sub>	
Total Jitter	$J_T$		0.35	UI <sub>PP</sub>	
Multiple output skew	$S_{MO}$		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	320	320	ps	$\pm 100$ ppm

**Table 28. Long Run Transmitter AC Timing Specifications—1.25 GBaud**

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Output Voltage	$V_O$	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	$V_{DIFFPP}$	800	1600	mV <sub>PP</sub>	
Deterministic Jitter	$J_D$		0.17	UI <sub>PP</sub>	
Total Jitter	$J_T$		0.35	UI <sub>PP</sub>	
Multiple output skew	$S_{MO}$		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	$\pm 100$ ppm

## 2.6.5.5 Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section. Receiver input impedance shall result in a differential return loss better than 10 dB and a common mode return loss better than 6 dB from 100 MHz to  $0.8 \times$  baud frequency. This includes contributions from internal circuitry, the package, and any external components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is 100  $\Omega$  resistive for differential return loss and 25  $\Omega$  resistive for common mode.

**Table 32. Receiver AC Timing Specifications—1.25 GBaud**

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Differential Input Voltage	$V_{IN}$	200	1600	mV <sub>PP</sub>	Measured at receiver
Deterministic Jitter Tolerance	$J_D$	0.37		UI <sub>PP</sub>	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	$J_{DR}$	0.55		UI <sub>PP</sub>	Measured at receiver
Total Jitter Tolerance	$J_T$	0.65		UI <sub>PP</sub>	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 13. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
Multiple Input Skew	$S_{MI}$		24	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER		$10^{-12}$		
Unit Interval	UI	800	800	ps	$\pm 100$ ppm

**Table 33. Receiver AC Timing Specifications—2.5 GBaud**

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Differential Input Voltage	$V_{IN}$	200	1600	mV <sub>PP</sub>	Measured at receiver
Deterministic Jitter Tolerance	$J_D$	0.37		UI <sub>PP</sub>	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	$J_{DR}$	0.55		UI <sub>PP</sub>	Measured at receiver
Total Jitter Tolerance	$J_T$	0.65		UI <sub>PP</sub>	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 13. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
Multiple Input Skew	$S_{MI}$		24	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER		$10^{-12}$		
Unit Interval	UI	400	400	ps	$\pm 100$ ppm

Table 36. PCI AC Timing Specifications (continued)

Parameter	Symbol	33 MHz		66 MHz		Unit
		Min	Max	Min	Max	
<b>Notes:</b> <div><div>1.</div><div>See the timing measurement conditions in the <i>PCI 2.2 Local Bus Specifications</i>.</div><div>2.</div><div>All PCI signals are measured from <math>0.5 \times V_{DDIO}</math> of the rising edge of PCI_CLK_IN to <math>0.4 \times V_{DDIO}</math> of the signal in question for 3.3-V PCI signaling levels.</div><div>3.</div><div>For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.</div><div>4.</div><div>Input timings are measured at the pin.</div><div>5.</div><div>The reset assertion timing requirement for <u>HRESET</u> is in Table 19 and Figure 7</div></div>						

Figure 15 provides the AC test load for the PCI.




Figure 15. PCI AC Test Load

Figure 16 shows the PCI input AC timing conditions.




Figure 16. PCI Input AC Timing Measurement Conditions

Figure 17 shows the PCI output AC timing conditions.




Figure 17. PCI Output AC Timing Measurement Condition

## 2.6.7 TDM Timing

Table 37. TDM Timing

Characteristic	Symbol	Expression	Min	Max	Units
TDMxRCLK/TDMxTCLK	$t_{TDMC}$	$TC^1$	16	—	ns
TDMxRCLK/TDMxTCLK high pulse width	$t_{TDMCH}$	$(0.5 \pm 0.1) \times TC^4$	7	—	ns
TDMxRCLK/TDMxTCLK low pulse width	$t_{TDMCL}$	$(0.5 \pm 0.1) \times TC^4$	7	—	ns
TDM receive all input setup time related to TDMxRCLK TDMxTSYN input setup time related to TDMxTCLK in TSO=0 mode	$t_{TDMVKH}$		3.6	—	ns
TDM receive all input hold time related to TDMxRCLK TDMxTSYN input hold time related to TDMxTCLK in TSO=0 mode	$t_{TDMXKH}$		1.9	—	ns
TDMxTCLK high to TDMxTDAT output active <sup>2</sup>	$t_{TDMDHOX}$		2.5	—	ns
TDMxTCLK high to TDMxTDAT output valid <sup>2</sup>	$t_{TDMDHOV}$		—	9.8	ns
All output hold time (except TDMxTSYN) <sup>3</sup>	$t_{TDMHOX}$		2.5	—	ns
TDMxTCLK high to TDMxTDAT output high impedance <sup>2</sup>	$t_{TDMDHOZ}$		—	9.8	ns
TDMxTCLK high to TDMxTSYN output valid <sup>2</sup>	$t_{TDMSHOV}$		—	9.25	ns
TDMxTSYN output hold time <sup>3</sup>	$t_{TDMSHOX}$		2.0	—	ns
<b>Notes:</b> <ol style="list-style-type: none"> <li>1. Values are based on a a maximum frequency of 62.5 MHz. The TDM interface supports any frequency below 62.5 MHz.</li> <li>2. Values are based on 20 pF capacitive load.</li> <li>3. Values are based on 10 pF capacitive load.</li> <li>4. The expression is for common calculations only.</li> </ol>					

Figure 18 shows the TDM input AC timing.




Figure 18. TDM Inputs Signals

**Note:** For some TDM modes, receive data and receive sync are input on other pins. This timing is also valid for them. See the *MSC8144 Reference Manual*.

Figure 19 shows TDMxTSYN AC timing in TSO=0 mode.





Figure 19. TDMxTSYN in TSO=0 mode


Figure 20 shows the TDM Output AC timing

Figure 26 provides the AC test load.



**Figure 26. AC Test Load**

Figure 27 shows the MII receive AC timing diagram.



**Figure 27. MII Receive AC Timing**


### 2.6.10.4 RMII Transmit and Receive AC Timing Specifications

Table 43 provides the RMII transmit and receive AC timing specifications.

**Table 43. RMII Transmit and Receive AC Timing Specifications**


Parameter/Condition	Symbol <sup>1</sup>	Min	Max	Unit
REF_CLK duty cycle	$t_{RMXH}/t_{RMX}$	35	65	%
REF_CLK to RMII data TXD[1–0], TX_EN delay	$t_{RMTKHDx}$	2	10	ns
RXD[1–0], CRS_DV, RX_ER setup time to REF_CLK	$t_{RMRDVKH}$	4.0	—	ns
RXD[1–0], CRS_DV, RX_ER hold time to REF_CLK	$t_{RMRDXKH}$	2.0	—	ns
Typical REF_CLK clock period ( $t_{RMX}$ ) is 20 ns				
<b>Notes:</b> 1. Typical REF_CLK clock period ( $t_{RMX}$ ) is 20 ns 2. Program GCR4 as 0x00001405				

Figure 28 shows the RMII transmit and receive AC timing diagram.



**Figure 28. RMII Transmit and Receive AC Timing**

Figure 29 provides the AC test load.



**Figure 29. AC Test Load**

### 2.6.10.5 SMII AC Timing Specification

**Table 44. SMII Mode Signal Timing**

Characteristics	Symbol	Min	Max	Unit
ETHSYNC_IN, ETHRXD to ETHCLOCK rising edge setup time	$t_{SMDVKH}$	1.5	—	ns
ETHCLOCK rising edge to ETHSYNC_IN, ETHRXD hold time	$t_{SMDXKH}$	1.0	—	ns
ETHCLOCK rising edge to ETHSYNC, ETHTXD output delay	$t_{SMXR}$	1.5	5.0	ns
<b>Notes:</b> <ol style="list-style-type: none"> <li>1. Typical REF_CLK clock period is 8ns</li> <li>2. Measured using a 5 pF load.</li> <li>3. Measured using a 15 pF load</li> <li>4. Program GCR4 as 0x00002008</li> </ol>				

Figure 30 shows the SMII Mode signal timing.

Figure 31 shows the RGMII AC timing and multiplexing diagrams.




Figure 31. RGMII AC Timing and Multiplexing


## 2.6.11 ATM/UTOPIA/POS Timing

Table 47 provides the ATM/UTOPIA/POS input and output AC timing specifications.

**Table 47. ATM/UTOPIA/POS AC Timing (External Clock) Specifications**


Characteristic	Symbol	Min	Max	Unit
Outputs—External clock delay	$t_{UEKHOV}$	1	9	ns
Outputs—External clock High Impedance <sup>1</sup>	$t_{UEKHOX}$	1	9	ns
Inputs—External clock input setup time	$t_{UEIVKH}$	4		ns
Inputs—External clock input hold time	$t_{UEIXKH}$	1		ns
<b>Notes:</b> 1. Not tested. Guaranteed by design. 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin. Although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.				

Figure 32 provides the AC test load for the ATM/UTOPIA/POS.



**Figure 32. ATM/UTOPIA/POS AC Test Load**

Figure 33 shows the ATM/UTOPIA/UTOPIA timing with external clock.



**Figure 33. ATM/UTOPIA/POS AC Timing (External Clock)**



## 2.6.12 SPI Timing

Table 48 lists the SPI input and output AC timing specifications.


**Table 48. SPI AC Timing Specifications <sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
SPI outputs valid—Master mode (internal clock) delay	$t_{\text{NIKHOV}}$		6	ns
SPI outputs hold—Master mode (internal clock) delay	$t_{\text{NIKHOX}}$	0.5		ns
SPI outputs valid—Slave mode (external clock) delay	$t_{\text{NEKHOV}}$		8	ns
SPI outputs hold—Slave mode (external clock) delay	$t_{\text{NEKHOX}}$	2		ns
SPI inputs—Master mode (internal clock input) setup time	$t_{\text{NIIVKH}}$	4		ns
SPI inputs—Master mode (internal clock) input hold time	$t_{\text{NIIXKH}}$	0		ns
SPI inputs—Slave mode (external clock) input setup time	$t_{\text{NEIVKH}}$	4		ns
SPI inputs—Slave mode (external clock) input hold time	$t_{\text{NEIXKH}}$	2		ns

**Notes:**

- Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.
- The symbols for timing specifications follow the pattern of  $t_{\text{(first two letters of functional block)(signal)(state) (reference)(state)}}$  for inputs and  $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$  for outputs. For example,  $t_{\text{NIKHOX}}$  symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).


Figure 34 provides the AC test load for the SPI.



**Figure 34. SPI AC Test Load**

Figure 35 and Figure 36 represent the AC timings from Table 48. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 35 shows the SPI timings in slave mode (external clock).




**Note:** The clock edge is selectable on SPI.

**Figure 35. SPI AC Timing in Slave Mode (External Clock)**

Figure 36 shows the SPI timings in master mode (internal clock).

Figure 40 shows the test access port timing diagram



**Figure 40. Test Access Port Timing**

Figure 41 shows the  $\overline{\text{TRST}}$  timing diagram.



**Figure 41.  $\overline{\text{TRST}}$  Timing**

## 3 Hardware Design Considerations

The following sections discuss areas to consider when the MSC8144 device is designed into a system.

### 3.1 Start-up Sequencing Recommendations

#### 3.1.1 Power-on Sequence

Use the following guidelines for power-on sequencing:

- There are no dependencies in power-on/power-off sequence between  $V_{DDM3}$  and  $V_{DD}$  supplies.
- There are no dependencies in power-on/power-off sequence between RapidIO supplies:  $V_{DDSX}$ ,  $V_{DDXP}$ ,  $V_{DDRIOPLL}$  and other MSC8144 supplies.
- $V_{DDPLL}$  should be coupled with the  $V_{DD}$  power rail with extremely low impedance path.

External voltage applied to any input line must not exceed the related to this port I/O supply by more than 0.6 V at any time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for configuration purposes. This is an acceptable exception to the rule during start-up. However, each such input can draw up to 80 mA per input pin per MSC8144 device in the system during start-up. An assertion of the inputs to the high voltage level before power-up should be with slew rate less than 4 V/ns.

**Table 51. Connectivity of DDR Related Pins When the DDR Interface Is Not Used (continued)**

Signal Name	Pin Connection
MDM[0–3]	NC
MBA[0–2]	NC
$\overline{\text{MCAS}}$	NC
MCKE[0–1]	NC
MODT[0–1]	NC
MDIC[0–1]	NC
$\overline{\text{MRAS}}$	NC
$\overline{\text{MWE}}$	NC
MECC[0–7]	NC
ECC_MDM	NC
ECC_MDQS	NC
$\overline{\text{ECC\_MDQS}}$	NC
$\text{MV}_{\text{REF}}$	GND
$\text{V}_{\text{DDDDR}}$	GND
<b>Note:</b> If the DDR controller is not used, disable the internal DDR clock by writing a 1 to the CLK11DIS bit in the System Clock Control Register (SCCR[CLK11DIS]). See <b>Chapter 7, Clocks</b> , in the <b>MSC8144 Reference Manual</b> for details.	

### 3.4.1.2 16-Bit DDR Memory Only

Table 52 lists unused pin connection when using 16-bit DDR memory. The 16 most significant data lines are not used.

**Table 52. Connectivity of DDR Related Pins When Using 16-bit DDR Memory Only**

Signal Name	Pin connection
MDQ[0–15]	in use
MDQ[16–31]	pull-up to $\text{V}_{\text{DDDDR}}$
MDQS[0–1]	in use
MDQS[2–3]	pull-down to GND
$\overline{\text{MDQS}}[0–1]$	in use
$\overline{\text{MDQS}}[2–3]$	pull-up to $\text{V}_{\text{DDDDR}}$
MA[0–15]	in use
MCK[0–2]	in use
$\overline{\text{MCK}}[0–2]$	in use
$\overline{\text{MCS}}[0–1]$	in use
MDM[0–1]	in use
MDM[2–3]	NC
MBA[0–2]	in use
$\overline{\text{MCAS}}$	in use
MCKE[0–1]	in use
MODT[0–1]	in use
MDIC[0–1]	in use
$\overline{\text{MRAS}}$	in use

**Table 58. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required (continued)**

Signal Name	Pin Connection
GE1_SGMII_TX	NC
GE1_TD[0-3]	NC
GE1_TX_CLK	GND
GE1_TX_EN	NC
GE1_TX_ER	NC

### 3.4.4.2 Ethernet Controller 2 (GE2) Related Pins

**Note:** Table 59 through Table 61 assume that the alternate function of the specified pin is not used. If the alternate function is used, connect the pin as required to support that function.

#### 3.4.4.2.1 GE2 interface Is Not Used

Table 59 assumes that the GE2 pins are not used for any purpose (including any multiplexed function) and that  $V_{DDGE2}$  is tied to GND.

**Table 59. Connectivity of GE2 Related Pins When the GE2 Interface Is Not Used**

Signal Name	Pin Connection
GE2_RD[0-3]	NC
GE2_RX_CLK	NC
GE2_RX_DV	NC
GE2_RX_ER	NC
GE2_SGMII_RX	GND <sub>SXC</sub>
GE2_SGMII_RX	GND <sub>SXC</sub>
GE2_SGMII_TX	NC
GE2_SGMII_TX	NC
GE2_TCK	Nc
GE2_TD[0-3]	Nc
GE2_TX_EN	NC

#### 3.4.4.2.2 Subset of GE2 Pins Required

When only a subset of the whole GE2 interface is used, such as for RMII, the unused GE2 pins should be connected as described in Table 60. The table assumes that the unused GE2 pins are not used for any purpose (including any multiplexed functions) and that  $V_{DDGE2}$  is tied to either 2.5 V or 3.3 V.

**Table 60. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required**

Signal Name	Pin Connection
GE2_RD[0-3]	GND
GE2_RX_CLK	GND
GE2_RX_DV	GND
GE2_RX_ER	GND
GE2_SGMII_RX	GND <sub>SXC</sub>

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or  
+1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064  
Japan  
0120 191014 or  
+81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 010 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor  
Literature Distribution Center  
+1-800 441-2447 or  
+1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale, the Freescale logo, CodeWarrior, and StarCore are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QIICC Engine is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2007–2010 Freescale Semiconductor, Inc.