




Welcome to [E-XFL.COM](#)

Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

Details

Product Status	Obsolete
Type	SC3400 Core
Interface	EBI/EMI, Ethernet, I ² C, PCI, Serial RapidIO, SPI, TDM, UART, UTOPIA
Clock Rate	1GHz
Non-Volatile Memory	ROM (96kB)
On-Chip RAM	10.5MB
Voltage - I/O	3.30V
Voltage - Core	1.00V
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmc8144vt1000b

1 Pin Assignments and Reset States

This section includes diagrams of the MSC8144 package ball grid array layouts and tables showing how the pinouts are allocated for the package.

1.1 FC-PBGA Ball Layout Diagrams

Top and bottom views of the FC-PBGA package are shown in Figure 3 and Figure 4 with their ball location index numbers.




Figure 3. MSC8144 FC-PBGA Package, Top View




Figure 4. MSC8144 FC-PBGA Package, Bottom View

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
B10	Reserved ¹										—
B11	Reserved ¹										—
B12	$\overline{\text{SRIO_RXD0}}$										V _{DD} SXC
B13	GND _{SXC}										GND _{SXC}
B14	$\overline{\text{SRIO_RXD1}}$										V _{DD} SXC
B15	GND _{SXC}										GND _{SXC}
B16	SRIO_REF_CLK										V _{DD} SXC
B17	Reserved ¹										—
B18	V _{DD} SXC										V _{DD} SXC
B19	$\overline{\text{SRIO_RXD2/GE1_SGMII_RX}}$		SGMII support on SERDES is enabled by Reset Configuration Word								V _{DD} SXC
B20	GND _{SXC}										GND _{SXC}
B21	$\overline{\text{SRIO_RXD3/GE2_SGMII_RX}}$		SGMII support on SERDES is enabled by Reset Configuration Word								V _{DD} SXC
B22	GND _{SXC}										GND _{SXC}
B23	GND _{SXP}										GND _{SXP}
B24	MDQ27										V _{DD} DDR
B25	V _{DD} DDR										V _{DD} DDR
B26	GND										GND
B27	V _{DD} DDR										V _{DD} DDR
B28	MDQS3										V _{DD} DDR
C1	Reserved ¹										—
C2	GE2_RX_CLK/PCI_AD29		Ethernet 2				PCI	Ethernet 2			V _{DD} GE2
C3	V _{DD} GE2										V _{DD} GE2
C4	TDM7RSYN/GE2_TD2/PCI_AD2/UTP_TER		TDM		PCI			Ethernet 2		UTOPIA	V _{DD} GE2
C5	TDM7RCLK/GE2_RD2/PCI_AD0/UTP_RVL		TDM		PCI			Ethernet 2		UTOPIA	V _{DD} GE2
C6	V _{DD} GE2										V _{DD} GE2
C7	GE2_RD0/PCI_AD27		Ethernet 2				PCI	Ethernet 2			V _{DD} GE2
C8	Reserved ¹										—
C9	Reserved ¹										—
C10	Reserved ¹										—
C11	Reserved ¹										—
C12	V _{DD} SXP										V _{DD} SXP
C13	$\overline{\text{SRIO_TXD0}}$										V _{DD} SXP
C14	V _{DD} SXP										V _{DD} SXP
C15	$\overline{\text{SRIO_TXD1}}$										V _{DD} SXP
C16	GND _{SXC}										GND _{SXC}
C17	GND _{RIOPLL}										GND _{RIOPLL}
C18	Reserved ¹										—
C19	V _{DD} SXP										V _{DD} SXP
C20	$\overline{\text{SRIO_TXD2/GE1_SGMII_TX}}$		SGMII support on SERDES is enabled by Reset Configuration Word								V _{DD} SXP

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power- On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
G23	MBA1										V _{DDDDR}
G24	MA3										V _{DDDDR}
G25	MA8										V _{DDDDR}
G26	V _{DDDDR}										V _{DDDDR}
G27	GND										GND
G28	MCK0										V _{DDDDR}
H1	Reserved ¹										—
H2	CLKIN										V _{DDIO}
H3	HRESET										V _{DDIO}
H4	PCI_CLK_IN										V _{DDIO}
H5	NMI										V _{DDIO}
H6	URXD/GPIO14/IRQ8/ RC_LDF ^{3, 6}	RC_LDF	UART/GPIO/IRQ								V _{DDIO}
H7	GE1_RX_ER/PCI_AD6/ GPIO25/IRQ15 ^{3, 6}		GPIO/ IRQ	Ethernet 1	PCI			GPIO/ IRQ	Ethernet 1		V _{DDIO}
H8	GE1_CRS/PCI_AD5		PCI	Ethernet 1	PCI			Ethernet 1			V _{DDIO}
H9	GND										GND
H10	V _{DD}										V _{DD}
H11	GND										GND
H12	V _{DD}										V _{DD}
H13	GND										GND
H14	V _{DD}										V _{DD}
H15	V _{DD}										V _{DD}
H16	V _{DD}										V _{DD}
H17	GND										GND
H18	V _{DD}										V _{DD}
H19	GND										GND
H20	V _{DD}										V _{DD}
H21	V _{DD}										V _{DD}
H22	V _{DDDDR}										V _{DDDDR}
H23	MBA0										V _{DDDDR}
H24	MA15										V _{DDDDR}
H25	V _{DDDDR}										V _{DDDDR}
H26	MA9										V _{DDDDR}
H27	MA7										V _{DDDDR}
H28	MCK0										V _{DDDDR}
J1	Reserved ¹										—
J2	GND										GND
J3	V _{DDIO}										V _{DDIO}
J4	STOP_BS										V _{DDIO}
J5	NMI_OUT ⁴										V _{DDIO}
J6	INT_OUT ⁴										V _{DDIO}
J7	SDA/GPIO27 ^{3, 4, 6}		I2C/GPIO								V _{DDIO}

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
M8	V _{DDIO}										V _{DDIO}
M9	V _{DD}										V _{DD}
M10	GND										GND
M11	V _{DD}										V _{DD}
M12	GND										GND
M13	V _{DD}										V _{DD}
M14	GND										GND
M15	V _{DD}										V _{DD}
M16	GND										GND
M17	V _{DD}										V _{DD}
M18	GND										GND
M19	V _{DD}										V _{DD}
M20	GND										GND
M21	V _{DD}										V _{DD}
M22	V _{DDDDR}										V _{DDDDR}
M23	MCS1										V _{DDDDR}
M24	MA13										V _{DDDDR}
M25	MA2										V _{DDDDR}
M26	MA0										V _{DDDDR}
M27	GND										GND
M28	MCK1										V _{DDDDR}
N1	Reserved ¹										—
N2	V _{DDIO}										V _{DDIO}
N3	TMS										V _{DDIO}
N4	UTP_RD10/PCI_AD14 ⁵		UTOPIA		PCI	UTOPIA					V _{DDIO}
N5	V _{DDIO}		Power								V _{DDIO}
N6	UTP_RADDR1/PCI_AD8		UTOPIA		PCI	UTOPIA					V _{DDIO}
N7	UTP_TD9/PCI_AD31		UTOPIA		PCI	UTOPIA					V _{DDIO}
N8	TMR3/PCI_IRDY/GPIO19 ^{3, 6} /UTP_TEOP		TIMER/GPIO				PCI	TIMER/GPIO		UTOPIA	V _{DDIO}
N9	GND										GND
N10	V _{DDM3}										V _{DDM3}
N11	V _{DD}										V _{DD}
N12	V _{DDM3}										V _{DDM3}
N13	V _{DD}										V _{DD}
N14	V _{DDM3}										V _{DDM3}
N15	V _{DD}										V _{DD}
N16	V _{DDM3}										V _{DDM3}
N17	V _{DD}										V _{DD}
N18	V _{DDM3}										V _{DDM3}
N19	V _{DD}										V _{DD}
N20	V _{DDM3}										V _{DDM3}
N21	GND										GND

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
N22	GND										GND
N23	MODT1										V _{DDDDR}
N24	MCKE0										V _{DDDDR}
N25	V _{DDDDR}										V _{DDDDR}
N26	MA5										V _{DDDDR}
N27	MA6										V _{DDDDR}
N28	MA11										V _{DDDDR}
P1	Reserved ¹										—
P2	TDI ⁵										V _{DDIO}
P3	UTP_RD11/PCI_AD15		UTOPIA		PCI	UTOPIA					V _{DDIO}
P4	GND										GND
P5	UTP_RADDR3/PCI_AD10		UTOPIA		PCI	UTOPIA					V _{DDIO}
P6	UTP_RADDR2/PCI_AD9		UTOPIA		PCI	UTOPIA					V _{DDIO}
P7	PCI_GNT/GPIO29/IRQ7 ^{3, 6}		GPIO/IRQ		PCI		GPIO/IRQ				V _{DDIO}
P8	PCI_STOP/GPIO30/IRQ2 ^{3, 6}		GPIO/IRQ		PCI		GPIO/IRQ				V _{DDIO}
P9	GND										GND
P10	GND										GND
P11	V _{DDM3}										V _{DDM3}
P12	GND										GND
P13	V _{DDM3}										V _{DDM3}
P14	GND										GND
P15	V _{DDM3}										V _{DDM3}
P16	GND										GND
P17	V _{DDM3}										V _{DDM3}
P18	GND										GND
P19	V _{DDM3}										V _{DDM3}
P20	GND										GND
P21	GND										GND
P22	V _{DDDDR}										V _{DDDDR}
P23	MCS0										V _{DDDDR}
P24	MRAS										V _{DDDDR}
P25	GND										GND
P26	V _{DDDDR}										V _{DDDDR}
P27	GND										GND
P28	MCK2										V _{DDDDR}
R1	Reserved ¹										—
R2	TCK										V _{DDIO}
R3	TDO										V _{DDIO}
R4	UTP_RD12/PCI_AD16		UTOPIA		PCI	UTOPIA					V _{DDIO}
R5	UTP_RCLAV_PDRPA/PCI_AD12		UTOPIA		PCI	UTOPIA					V _{DDIO}
R6	UTP_RADDR4/PCI_AD11		UTOPIA		PCI	UTOPIA					V _{DDIO}

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
T21	GND										GND
T22	V _{DDDDR}										V _{DDDDR}
T23	GND										GND
T24	V _{DDDDR}										V _{DDDDR}
T25	GND										GND
T26	V _{DDDDR}										V _{DDDDR}
T27	GND										GND
T28	V _{DDDDR}										V _{DDDDR}
U1	Reserved ¹										—
U2	UTP_TCLK/PCI_AD29		UTOPIA		PCI	UTOPIA					V _{DDIO}
U3	UTP_TADDR4/PCI_AD27		UTOPIA		PCI	UTOPIA					V _{DDIO}
U4	UTP_TADDR2		UTOPIA								V _{DDIO}
U5	GND										GND
U6	UTP_REN/PCI_AD20		UTOPIA		PCI	UTOPIA					V _{DDIO}
U7	PCI_AD26		PCI								V _{DDIO}
U8	PCI_AD25		PCI								V _{DDIO}
U9	Reserved ¹										V _{DDIO}
U10	V _{DDM3}										V _{DDM3}
U11	GND										GND
U12	V _{DDM3}										V _{DDM3}
U13	GND										GND
U14	V _{DDM3}										V _{DDM3}
U15	GND										GND
U16	V _{DDM3}										V _{DDM3}
U17	GND										GND
U18	V _{DDM3}										V _{DDM3}
U19	GND										GND
U20	V _{DDM3}										V _{DDM3}
U21	GND										GND
U22	GND										GND
U23	MDQ7										V _{DDDDR}
U24	MDQ3										V _{DDDDR}
U25	MDQ4										V _{DDDDR}
U26	MDQ5										V _{DDDDR}
U27	MDQ1										V _{DDDDR}
U28	MDQ0										V _{DDDDR}
V1	Reserved ¹										—
V2	UTP_TD10/ <u>PCI_CBE0</u>		UTOPIA		PCI	UTOPIA					V _{DDIO}
V3	UTP_TADDR3		UTOPIA								V _{DDIO}
V4	UTP_TD1/ <u>PCI_PERR</u>		UTOPIA		PCI		UTOPIA				V _{DDIO}
V5	UTP_TADDR0/PCI_AD23		UTOPIA		PCI	UTOPIA					V _{DDIO}
V6	UTP_TADDR1/PCI_AD24		UTOPIA		PCI	UTOPIA					V _{DDIO}
V7	UTP_TCLAV/PCI_AD28		UTOPIA		PCI	UTOPIA					V _{DDIO}

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
V8	V _{DDIO}										V _{DDIO}
V9	Reserved ¹										V _{DDIO}
V10	GND										GND
V11	V _{DDM3}										V _{DDM3}
V12	GND										GND
V13	V _{DDM3}										V _{DDM3}
V14	GND										GND
V15	V _{DDM3}										V _{DDM3}
V16	GND										GND
V17	V _{DDM3}										V _{DDM3}
V18	GND										GND
V19	V _{DDM3}										V _{DDM3}
V20	GND										GND
V21	GND										GND
V22	V _{DDDDR}										V _{DDDDR}
V23	MDQ2										V _{DDDDR}
V24	V _{DDDDR}										V _{DDDDR}
V25	MDQ6										V _{DDDDR}
V26	GND										GND
V27	V _{DDDDR}										V _{DDDDR}
V28	MDQS0										V _{DDDDR}
W1	Reserved ¹										—
W2	UTP_TD12/PCI_CBE2		UTOPIA		PCI	UTOPIA					V _{DDIO}
W3	UTP_TD11/PCI_CBE1		UTOPIA		PCI	UTOPIA					V _{DDIO}
W4	V _{DDIO}										V _{DDIO}
W5	GND										GND
W6	UTP_TD15/PCI_IRDY		UTOPIA		PCI	UTOPIA					V _{DDIO}
W7	UTP_TD0/PCI_SERR		UTOPIA		PCI		UTOPIA				V _{DDIO}
W8	UTP_RSOC/PCI_AD22		UTOPIA		PCI	UTOPIA					V _{DDIO}
W9	Reserved ¹										V _{DDIO}
W10	V _{DDM3}										V _{DDM3}
W11	GND										GND
W12	V _{25M3}										V _{25M3}
W13	GND										GND
W14	V _{DDM3}										V _{DDM3}
W15	V _{25M3}										V _{25M3}
W16	V _{DDM3}										V _{DDM3}
W17	GND										GND
W18	V _{25M3}										V _{25M3}
W19	GND										GND
W20	V _{DDM3}										V _{DDM3}
W21	GND										GND
W22	GND										GND

Table 1. Signal List by Ball Number (continued)

Ball Number	Signal Name	Power-On Reset Value	I/O Multiplexing Mode ²								Ref. Supply
			0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	
AA7	TDM4TCLK/PCI_AD10		TDM			PCI		TDM			V _{DDIO}
AA8	TDM4TDAT/PCI_AD11		TDM			PCI		TDM			V _{DDIO}
AA9	V _{DDIO}										V _{DDIO}
AA10	V _{DDM3}										V _{DDM3}
AA11	GND										GND
AA12	V _{DDM3}										V _{DDM3}
AA13	GND										GND
AA14	V _{DDM3}										V _{DDM3}
AA15	GND										GND
AA16	V _{DDM3}										V _{DDM3}
AA17	GND										GND
AA18	V _{DDM3}										V _{DDM3}
AA19	GND										GND
AA20	V _{DDM3}										V _{DDM3}
AA21	GND										GND
AA22	GND										GND
AA23	MDQ15										V _{DDDDR}
AA24	MDQ14										V _{DDDDR}
AA25	MDM1										V _{DDDDR}
AA26	MDQ12										V _{DDDDR}
AA27	$\overline{\text{MDQS1}}$										V _{DDDDR}
AA28	MDQS1										V _{DDDDR}
AB1	Reserved ¹										-
AB2	UTP_TSOC/RC15	RC15	UTOPIA								V _{DDIO}
AB3	V _{DDIO}										V _{DDIO}
AB4	TDM6RDAT/PCI_AD20/ GPIO5/IRQ11 ^{3, 6}		TDM/GPIO/ IRQ			PCI		TDM/GPIO/ IRQ			V _{DDIO}
AB5	TDM5RDAT/PCI_AD14/ GPIO9 ^{3, 6}		TDM/GPIO			PCI		TDM/GPIO			V _{DDIO}
AB6	TDM6TSYN/PCI_AD24/ GPIO8/ IRQ14 ^{3, 6}		TDM/GPIO/IRQ			PCI		TDM/GPIO/IRQ			V _{DDIO}
AB7	TDM6RCLK/PCI_AD19/ GPIO4/IRQ10 ^{3, 6}		TDM/GPIO/IRQ			PCI		TDM/GPIO/IRQ			V _{DDIO}
AB8	TDM4RSYN/PCI_AD9		TDM			PCI		TDM			V _{DDIO}
AB9	TDM4RDAT/PCI_AD8		TDM			PCI		TDM			V _{DDIO}
AB10	GND										GND
AB11	V _{DDM3}										V _{DDM3}
AB12	GND										GND
AB13	V _{DDM3}										V _{DDM3}
AB14	GND										GND
AB15	V _{DDM3}										V _{DDM3}
AB16	GND										GND
AB17	V _{DDM3}										V _{DDM3}
AB18	GND										GND

2.6.4 DDR SDRAM AC Timing Specifications

This section describes the AC electrical characteristics for the DDR SDRAM interface.

2.6.4.1 DDR SDRAM Input Timings

Table 20 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 2.5 V.

Table 20. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

Parameter	Symbol	Min	Max	Unit
AC input low voltage	V_{IL}	—	$MV_{REF} - 0.31$	V
AC input high voltage	V_{IH}	$MV_{REF} + 0.31$	—	V
Note: At recommended operating conditions with V_{DDDDR} of $2.5 \pm 5\%$.				

Table 21 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 1.8 V.

Table 21. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

Parameter	Symbol	Min	Max	Unit
AC input low voltage	V_{IL}	—	$MV_{REF} - 0.25$	V
AC input high voltage	V_{IH}	$MV_{REF} + 0.25$	—	V
Note: At recommended operating conditions with V_{DDDDR} of $1.8 \pm 5\%$.				

Table 22 provides the input AC timing specifications for the DDR SDRAM interface.

Table 22. DDR SDRAM Input AC Timing Specifications

Parameter	Symbol	Min	Max	Unit
Controller Skew for MDQS—MDQ/MECC/MDM ¹	t_{CISKEW}			
• 400 MHz		–365	365	ps
• 333 MHz		–390	390	ps
• 266 MHz		–428	428	ps
• 200 MHz		–490	490	ps
Notes: 1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. Subtract this value from the total timing budget.				
2. At recommended operating conditions with V_{DDDDR} (1.8 V or 2.5 V) $\pm 5\%$				

2.6.4.2 DDR SDRAM Output AC Timing Specifications

Table 23 provides the output AC timing specifications for the DDR SDRAM interface.

Table 23. DDR SDRAM Output AC Timing Specifications

Parameter	Symbol ¹	Min	Max	Unit
MCK[n] cycle time, (MCK[n]/MCK[n] crossing) ²	t_{MCK}	5	10	ns
ADDR/CMD output setup with respect to MCK ³ • 400 MHz • 333 MHz • 266 MHz • 200 MHz	t_{DDKHAS}	1.95 2.40 3.15 4.20	— — — —	ns ns ns ns
ADDR/CMD output hold with respect to MCK ³ • 400 MHz • 333 MHz • 266 MHz • 200 MHz	t_{DDKHAX}	1.85 2.40 3.15 4.20	— — — —	ns ns ns ns
MCSn output setup with respect to MCK ³ • 400 MHz • 333 MHz • 266 MHz • 200 MHz	t_{DDKHCS}	1.95 2.40 3.15 4.20	— — — —	ns ns ns ns
MCSn output hold with respect to MCK ³ • 400 MHz • 333 MHz • 266 MHz • 200 MHz	$t_{DDKHCSX}$	1.95 2.40 3.15 4.20	— — — —	ns ns ns ns
MCK to MDQS Skew ⁴	t_{DDKMH}	−0.6	0.6	ns
MDQ/MECC/MDM output setup with respect to MDQS ⁵ • 400 MHz • 333 MHz • 266 MHz • 200 MHz	t_{DDKHDS} , t_{DDKLDS}	700 900 1100 1200	— — — —	ps ps ps ps
MDQ/MECC/MDM output hold with respect to MDQS ⁵ • 400 MHz • 333 MHz • 266 MHz • 200 MHz	t_{DDKHDX} , t_{DDKLDX}	700 900 1100 1200	— — — —	ps ps ps ps
MDQS preamble start ⁶	t_{DDKHMP}	$-0.5 \times t_{MCK} - 0.6$	$-0.5 \times t_{MCK} + 0.6$	ns
MDQS epilogue end ⁶	t_{DDKHME}	−0.6	0.6	ns

- Notes:**
- The symbols used for timing specifications follow the pattern of $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)\ (reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
 - All MCK/MCK referenced measurements are made from the crossing of the two signals ± 0.1 V.
 - ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the Clock Control register is set to adjust the memory clocks by 1/2 applied cycle.
 - Note that t_{DDKMH} follows the symbol conventions described in note 1. For example, t_{DDKMH} describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t_{DDKMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. This will typically be set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the *MSC8144 Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
 - Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
 - All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.
 - At recommended operating conditions with V_{DDDDR} (1.8 V or 2.5 V) $\pm 5\%$.

Table 25. Short Run Transmitter AC Timing Specifications—1.25 GBaud (continued)

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Multiple output skew	S_{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	± 100 ppm

Table 26. Short Run Transmitter AC Timing Specifications—2.5 GBaud

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Output Voltage	V_O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V_{DIFFPP}	500	1000	mV _{PP}	
Deterministic Jitter	J_D		0.17	UI _{PP}	
Total Jitter	J_T		0.35	UI _{PP}	
Multiple Output skew	S_{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	400	400	ps	± 100 ppm

Table 27. Short Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Output Voltage	V_O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V_{DIFFPP}	500	1000	mV _{PP}	
Deterministic Jitter	J_D		0.17	UI _{PP}	
Total Jitter	J_T		0.35	UI _{PP}	
Multiple output skew	S_{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	320	320	ps	± 100 ppm

Table 28. Long Run Transmitter AC Timing Specifications—1.25 GBaud

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Output Voltage	V_O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V_{DIFFPP}	800	1600	mV _{PP}	
Deterministic Jitter	J_D		0.17	UI _{PP}	
Total Jitter	J_T		0.35	UI _{PP}	
Multiple output skew	S_{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	± 100 ppm

Table 34. Receiver AC Timing Specifications—3.125 Gbaud

Characteristic	Symbol	Range		Unit	Notes
		Min	Max		
Differential Input Voltage	V_{IN}	200	1600	mV _{PP}	Measured at receiver
Deterministic Jitter Tolerance	J_D	0.37		UI _{PP}	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J_{DR}	0.55		UI _{PP}	Measured at receiver
Total Jitter Tolerance	J_T	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 13. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
Multiple Input Skew	S_{MI}		22	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER		10^{-12}		
Unit Interval	UI	320	320	ps	±100 ppm




Figure 13. Single Frequency Sinusoidal Jitter Limits




Figure 30. SMI Mode Signal Timing

2.6.10.6 RGMII AC Timing Specifications

Table 45 presents the RGMII AC timing specifications for applications requiring an on-board delayed clock.


Table 45. RGMII with On-Board Delay AC Timing Specifications

Parameter/Condition	Symbol	Min	Typ	Max	Unit
Data to clock output skew (at transmitter)	t_{SKEWT}	-0.5	—	0.5	ns
Data to clock input skew (at receiver) ²	t_{SKEWR}	0.9	—	2.6	ns
Notes: 1. At recommended operating conditions with LV_{DD} of 2.5 V +/- 5%. 2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. 3. GCR4 should be programmed as 0x00001004.					

Table 46 presents the RGMII AC timing specification for applications required non-delayed clock on board.

Table 46. RGMII with No On-Board Delay AC Timing Specifications

Parameter/Condition	Symbol	Min	Typ	Max	Unit
Data to clock output skew (at transmitter)	t_{SKEWT}	-2.6	—	-0.9	ns
Data to clock input skew (at receiver) ²	t_{SKEWR}	-0.5	—	0.5	ns
Notes: 1. At recommended operating conditions with LV_{DD} of 2.5 V +/- 5%. 2. This implies that PC board design will require clocks to be routed with no additional trace delay 3. GCR4 should be programmed as 0x0004C130.					



Note: The clock edge is selectable on SPI.

Figure 36. SPI AC Timing in Master Mode (Internal Clock)

2.6.13 Asynchronous Signal Timing

Table 49. Signal Timing

Characteristics	Symbol	Type	Min
Input	t_{IN}	Asynchronous	One CLKIN cycle ¹
Output	t_{OUT}	Asynchronous	Application dependent

Note: 1. Relevant for EE0, $\overline{IRQ}[15-0]$, and $\overline{NMI}$ only.

The following interfaces use the specified asynchronous signals:

- GPIO.** Signals GPIO[31–0], when used as GPIO signals, that is, when the alternate multiplexed special functions are not selected.

Note: When used as a GPI, the input should be driven until it is acknowledged by the device; the GPIO input status is read from a register.

- EE port.** Signals EE0, EE1, EE2_0, EE2_1, EE2_2, and EE2_3.
- Boot function.** Signal STOP_BS.
- I²C interface.** Signals I2C_SCL and I2C_SDA.
- Interrupt inputs.** Signals $\overline{IRQ}[15-0]$ and $\overline{NMI}$.
- Interrupt outputs.** Signals $\overline{INT_OUT}$ and $\overline{NMI_OUT}$ (pulse width is 10 ns).

Figure 37 shows the behavior of the asynchronous signals.




Figure 37. Asynchronous Signal Timing

2.6.14 JTAG Signals

Table 50. JTAG Timing

Characteristics	Symbol	All frequencies		Unit
		Min	Max	
TCK cycle time	t_{TCKX}	36.0	—	ns
TCK clock high phase measured at $V_M = 1.6$ V	t_{TCKH}	15.0	—	ns
Boundary scan input data setup time	t_{BSVKH}	0.0	—	ns
Boundary scan input data hold time	t_{BSXKH}	15.0	—	ns
TCK fall to output data valid	t_{TCKHOV}	—	20.0	ns
TCK fall to output high impedance	t_{TCKHOZ}	—	24.0	ns
TMS, TDI data setup time	t_{TDIVKH}	0.0	—	ns
TMS, TDI data hold time	t_{TDIXKH}	5.0	—	ns
TCK fall to TDO data valid	t_{TDOHOV}	—	10.0	ns
TCK fall to TDO high impedance	t_{TDOHOZ}	—	12.0	ns
TRST assert time	t_{TRST}	100.0	—	ns

Note: All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port.

Figure 38 shows the Test Clock Input Timing Diagram




Figure 38. Test Clock Input Timing

Figure 39 shows the boundary scan (JTAG) timing diagram.




Figure 39. Boundary Scan (JTAG) Timing

3.4.4 Ethernet Related Pins

3.4.4.1 Ethernet Controller 1 (GE1) Related Pins

Note: Table 57 and Table 58 assume that the alternate function of the specified pin is not used. If the alternate function is used, connect the pin as required to support that function.

3.4.4.1.1 GE1 Interface Is Not Used

Table 57 assumes that the GE1 signals are not used for any purpose (including any multiplexed functions) and that V_{DDGE1} is tied to GND.

Table 57. Connectivity of GE1 Related Pins When the GE1 Interface Is Not Used

Signal Name	Pin Connection
GE1_COL	NC
GE1_CRS	NC
GE1_RD[0–4]	NC
GE1_RX_ER	NC
GE1_RX_CLK	NC
GE1_RX_DV	NC
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_TX	NC
GE1_SGMII_TX	NC
GE1_TD[0–4]	NC
GE1_TX_CLK	NC
GE1_TX_EN	NC
GE1_TX_ER	NC

3.4.4.1.2 Subset of GE1 Pins Required

When only a subset of the whole GE1 interface is used, such as for RMII, the unused GE1 pins should be connected as described in Table 58. This table assumes that the unused GE1 pins are not used for any purpose (including any multiplexed function) and that V_{DDGE1} is tied to either 2.5 V or 3.3 V.

Table 58. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required

Signal Name	Pin Connection
GE1_COL	GND
GE1_CRS	GND
GE1_RD[0–3]	GND
GE1_RX_ER	GND
GE1_RX_CLK	GND
GE1_RX_DV	GND
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_TX	NC

3.4.6 TDM Interface Related Pins

Table 63 lists the board connections of the TDM pins when an entire specific TDM is not used. For multiplexing options that select a subset of a TDM interface, use the connections described in Table 63 for those signals that are not selected. Table 63 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 63. Connectivity of TDM Related Pins When TDM Interface Is Not Used

Signal Name	Pin Connection
TDMxRCLK	GND
TDMxRDAT	GND
TDMxRSYN	GND
TDMxTCLK	GND
TDMTxDAT	GND
TDMxTSYN	GND
V _{DDIO}	3.3 V
Notes: 1. $x = \{0, 1, 2, 3, 4, 5, 6, 7\}$ 2. In case of subset of TDM interface usage please make sure to disable unused TDM modules. See Chapter 20, TDM, in the <i>MSC8144 Reference Manual</i> for details.	

3.4.7 PCI Related Pins

Table 64 lists the board connections of the pins when PCI is not used. Table 64 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 64. Connectivity of PCI Related Pins When PCI Is Not Used

Signal Name	Pin Connection
PCI_AD[0–31]	GND
PCI_CBE[0–3]	GND
PCI_CLK_IN	GND
PCI_DEVSEL	V _{DDIO}
PCI_FRAME	V _{DDIO}
PCI_GNT	V _{DDIO}
PCI_IDS	GND
PCI_IRDY	V _{DDIO}
PCI_PAR	GND
PCI_PERR	V _{DDIO}
PCI_REQ	NC
PCI_SERR	V _{DDIO}
PCI_STOP	V _{DDIO}
PCI_TRDY	V _{DDIO}
V _{DDIO}	3.3 V

3.4.8 Miscellaneous Pins

Table 65 lists the board connections for the pins if they are not required by the system design. Table 65 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 65. Connectivity of Individual Pins When They Are Not Required

Signal Name	Pin Connection
CLKOUT	NC
EE0	GND
EE1	NC
GPIO[0–31]	GND
SCL	See the GPIO connectivity guidelines in this table.
SDA	See the GPIO connectivity guidelines in this table.
$\overline{\text{INT_OUT}}$	NC
$\overline{\text{IRQ}}[0–15]$	See the GPIO connectivity guidelines in this table.
$\overline{\text{NMI}}$	V _{DDIO}
$\overline{\text{NMI_OUT}}$	NC
RC[0–16]	GND
$\overline{\text{RC_LDF}}$	NC
STOP_BS	GND
TCK	GND
TDI	GND
TDO	NC
TMR[0–4]	See the GPIO connectivity guidelines in this table.
TMS	GND
$\overline{\text{TRST}}$	GND
URXD	See the GPIO connectivity guidelines in this table.
UTXD	See the GPIO connectivity guidelines in this table.
V _{DDIO}	3.3 V
Note: When using I/O multiplexing mode 5 or 6, tie the TDM7TSYN/PCI_AD4 signal (ball number AC9) to GND.	

Note: For details on configuration, see the *MSC8144 Reference Manual*. For additional information, refer to the *MSC8144 Design Checklist* (AN3202).

Table 66. Document Revision History (continued)

Rev.	Date	Description
7	Dec 2007	- Changed minimum voltage level for V_{DDM3} to 1.213 (1.25 – 3%) in Table 3. - Added POS to titles in Section 2.6.6. - Added additional signals to titles in Section 2.6.8. Added high and low voltage ranges to Table 19. - Added ATM and POS to headings in Section 2.7.11. Changed characteristics to generic input/output in Table 52, Figure 33, and Figure 34. - Replaced Sections 2.7.13 and 2.7.14 with new Section 2.7.13, <i>Asynchronous Signal Timing</i>. Renumbered subsequent sections, tables, and figures. - Added POS to all UTOPIA references in Section 3.4.5.
8	Dec 2007	Changed GCR4 program value to 0x0004C130 in Note 7 in Table 51.
9	Mar 2008	Changed description of Table 20 in Section 2.7.2.
10	Apr 2008	- Added ³ to the PLL supply voltage row in Table 2. - Changed the first sentence in Section 3.4.8 to reflect that Table 70 indicates what to do with pins if they are “not” required by the design. Changed the Pin Connection for GPIO[0–31] to GND. - Updated ordering information in Section 4. - Multiple corrections of minor punctuation errors.
11	Aug 2008	- Removed the comment about preliminary estimates before Table 4 and removed non-DDR rows in the table. - Table 9 and Table 11 for DDR and DDR2 SDRAM capacitance removed and subsequent tables renumbered. - Changed units for I_{OH} and I_{OL} to mA in Table 9. - Removed signal low and high input current from Table 12. - Added a note to Table 15 to exclude TDM and TMS. Removed reference to overshoot and undershoot and associated figure. - Changed minimum clock frequency to 33 MHz and maximum clock frequency to 133 MHz in Table 16. - Deleted old Table 17 Clock Parameters. - Changed minimum input clock frequency to 33 MHz in Table 19. - Changed the t_{DDKHAX} minimum value in Table 23 to 1.85 ns. - Removed t_{REFPJ} and t_{REFCJ} from Table 24 because the specifications are not required or tested. - Removed $t_{PCRSTCLK}$, $t_{PCRSTOFF}$, t_{PCRST}, and t_{PCRHEA} from Table 36 because the specifications are not required or tested. - Removed t_{UAVKH} and t_{UAVXH} from Table 38 because the specifications are not required or tested. - The parameters t_{MDCH}, t_{MDCR}, and t_{MDHF} were removed from Table 40 because the specifications are not required or tested. - The parameters t_{MTXH}/t_{MTX}, t_{MTXR}, and t_{MTXF} were removed from Table 41 because the specifications are not required or tested. - The parameters t_{MRXH}/t_{MRX}, t_{MRXR}, and t_{MRXF} were removed from Table 42 because the specifications are not required or tested. - The parameters t_{RMXH}/t_{RMX}, t_{RMXR}, and t_{RMXF} were removed from Table 43 because the specifications are not required or tested. - Removed the parameters t_{RGT}, t_{RGTH}/t_{RGT} (1000Base-T), t_{RGTH}/t_{RGT} (10Base-T), t_{RGTR}, t_{RGTF}, t_{G12}, and t_{G125H}/t_{G125} were removed from Table 45 and Table 46 because the specifications are not required or tested. - Changed t_{UEKH0X} to guaranteed by design in Table 47. - Updated Figure 35 and Figure 36 SPI timing diagrams. - Removed TCK rise and fall time from Table 50. - Updated orderable part numbers in Section 4.
12	Aug 2008	- Changed b8t to bit in the M3 memory description on the first page. - Changed maximum input high voltage (VIH) for SPI to 3.465 in the first row of Table 14. - Changed packet processor to QUICC Engine Subsystem in the last row of Table 18.
13	Feb 2009	- In Figure 31, for GTX_CLK, changed (at transmitter) to (at DSP) and for RX_CLK, changed (at PHY) to (at DSP). - Updated package drawing to the latest revision, Case No. 1842-04 in Figure 44.
14	Jul 2009	- Updated MV_{REF} equations and temperature ranges in Table 3. - Updated orderable part numbers to Section 4.
15	Nov 2009	Updated Core and PLL input voltage tolerance in Table 3.
16	May 2010	Corrected typo in Table 23. Changed MCLK minimum time to 5 ns.