
## NXP USA Inc. - MSC8144SVT800A Datasheet





Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

Details	
Product Status	Obsolete
Туре	SC3400 Core
Interface	Ethernet, I <sup>2</sup> C, SPI, TDM, UART, UTOPIA
Clock Rate	800MHz
Non-Volatile Memory	External
On-Chip RAM	10.5MB
Voltage - I/O	3.30V
Voltage - Core	1.00V
Operating Temperature	0°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8144svt800a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



		Power-		I/O Multiplexing Mode <sup>2</sup>							
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
B10	Reserved <sup>1</sup>										—
B11	Reserved <sup>1</sup>										_
B12	SRIO_RXD0										V <sub>DDSXC</sub>
B13	GND <sub>SXC</sub>										GND <sub>SXC</sub>
B14	SRIO_RXD1										V <sub>DDSXC</sub>
B15	GND <sub>SXC</sub>										GND <sub>SXC</sub>
B16	SRIO_REF_CLK										V <sub>DDSXC</sub>
B17	Reserved <sup>1</sup>										_
B18	V <sub>DDSXC</sub>										V <sub>DDSXC</sub>
B19	SRIO_RXD2/ GE1_SGMII_RX		SG	MII suppo	rt on SER	DES is en	abled by I	Reset Con	figuration V	Vord	V <sub>DDSXC</sub>
B20	GND <sub>SXC</sub>										GND <sub>SXC</sub>
B21	SRIO_RXD3/ GE2_SGMII_RX		SG	MII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration V	Vord	V <sub>DDSXC</sub>
B22	GND <sub>SXC</sub>										GND <sub>SXC</sub>
B23	GND <sub>SXP</sub>										GND <sub>SXP</sub>
B24	MDQ27										V <sub>DDDDR</sub>
B25	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
B26	GND										GND
B27	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
B28	MDQS3										V <sub>DDDDR</sub>
C1	Reserved <sup>1</sup>										_
C2	GE2_RX_CLK/PCI_AD29			Ethe	rnet 2	1	PCI		Ethernet 2	1	V <sub>DDGE2</sub>
C3	V <sub>DDGE2</sub>										V <sub>DDGE2</sub>
C4	TDM7RSYN/GE2_TD2/ PCI_AD2/UTP_TER		Т	DM		PCI		Ethe	ernet 2	UTOPIA	
C5	TDM7RCLK/GE2_RD2/ PCI_AD0/UTP_RVL		т	DM		PCI		Ethe	ernet 2	UTOPIA	V <sub>DDGE2</sub>
C6	V <sub>DDGE2</sub>										V <sub>DDGE2</sub>
C7	GE2_RD0/PCI_AD27			Ethe	rnet 2		PCI		Ethernet 2		V <sub>DDGE2</sub>
C8	Reserved <sup>1</sup>										—
C9	Reserved <sup>1</sup>										—
C10	Reserved <sup>1</sup>										—
C11	Reserved <sup>1</sup>										—
C12	V <sub>DDSXP</sub>										V <sub>DDSXP</sub>
C13	SRIO_TXD0										V <sub>DDSXP</sub>
C14	V <sub>DDSXP</sub>										V <sub>DDSXP</sub>
C15	SRIO_TXD1										V <sub>DDSXP</sub>
C16	GND <sub>SXC</sub>										GND <sub>SXC</sub>
C17	GND <sub>RIOPLL</sub>										GND <sub>RIOPLL</sub>
C18	Reserved <sup>1</sup>										_
C19	V <sub>DDSXP</sub>										V <sub>DDSXP</sub>
C20	SRIO_TXD2/GE1_SGMII_T		SG	MII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration V	Vord	V <sub>DDSXP</sub>

Table 1. Signal List by Ball Number (continued)



		Power-			I/	O Multipl	exing Mo	de <sup>2</sup>			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
G23	MBA1										V <sub>DDDDR</sub>
G24	MA3										V <sub>DDDDR</sub>
G25	MA8										V <sub>DDDDR</sub>
G26	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
G27	GND										GND
G28	MCK0										V <sub>DDDDR</sub>
H1	Reserved <sup>1</sup>										_
H2	CLKIN										V <sub>DDIO</sub>
H3	HRESET										V <sub>DDIO</sub>
H4	PCI_CLK_IN										V <sub>DDIO</sub>
H5	NMI										V <sub>DDIO</sub>
H6	URXD/GPIO14/IRQ8/ RC_LDF <sup>3, 6</sup>	RC_LDF			UA	ART/GPIO	/IRQ				V <sub>DDIO</sub>
H7	GE1_RX <u>_ER/P</u> CI_AD6/ GPIO25/IRQ15 <sup>3, 6</sup>		GPIO/ IRQ	Ethernet 1		PCI		GPIO/ IRQ	Ether	net 1	V <sub>DDIO</sub>
H8	GE1_CRS/PCI_AD5		PCI	Ethernet 1		Р	CI		Ether	net 1	V <sub>DDIO</sub>
H9	GND										GND
H10	V <sub>DD</sub>										V <sub>DD</sub>
H11	GND										GND
H12	V <sub>DD</sub>										V <sub>DD</sub>
H13	GND										GND
H14	V <sub>DD</sub>										V <sub>DD</sub>
H15	V <sub>DD</sub>										V <sub>DD</sub>
H16	V <sub>DD</sub>										V <sub>DD</sub>
H17	GND										GND
H18	V <sub>DD</sub>										V <sub>DD</sub>
H19	GND										GND
H20	V <sub>DD</sub>										V <sub>DD</sub>
H21	V <sub>DD</sub>										V <sub>DD</sub>
H22	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
H23	MBA0										V <sub>DDDDR</sub>
H24	MA15										V <sub>DDDDR</sub>
H25	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
H26	MA9										V <sub>DDDDR</sub>
H27	MA7										V <sub>DDDDR</sub>
H28	МСК0										V <sub>DDDDR</sub>
J1	Reserved <sup>1</sup>			1			Ī				_
J2	GND										GND
J3	V <sub>DDIO</sub>			1							V <sub>DDIO</sub>
J4	STOP_BS			1							V <sub>DDIO</sub>
J5	NMI_OUT <sup>4</sup>			1							V <sub>DDIO</sub>
J6	INT_OUT <sup>4</sup>										V <sub>DDIO</sub>
J7	SDA/GPIO27 <sup>3, 4, 6</sup>			•		I2C/GPIC					V <sub>DDIO</sub>



Ball		Power- On									Def
Number	Signal Name	Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
J8	V <sub>DDIO</sub>										V <sub>DDIO</sub>
J9	V <sub>DD</sub>										V <sub>DD</sub>
J10	GND										GND
J11	V <sub>DD</sub>										V <sub>DD</sub>
J12	GND										GND
J13	V <sub>DD</sub>										V <sub>DD</sub>
J14	GND										GND
J15	GND										GND
J16	GND										GND
J17	V <sub>DD</sub>										V <sub>DD</sub>
J18	GND										GND
J19	V <sub>DD</sub>										V <sub>DD</sub>
J20	GND										GND
J21	GND										GND
J22	GND										GND
J23	GND										GND
J24	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
J25	GND										GND
J26	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
J27	GND										GND
J28	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
K1	Reserved <sup>1</sup>										
K2	Reserved <sup>1</sup>										_
K3	Reserved <sup>1</sup>										_
K4	Reserved <sup>1</sup>										
K5	V <sub>DDPLL2A</sub>										V <sub>DDPLL2</sub>
K6	GND										GND
K7	V <sub>DDPLL0A</sub>										V <sub>DDPLL0</sub>
K8	V <sub>DDPLL1A</sub>										V <sub>DDPLL1</sub>
K9	V <sub>DD</sub>										V <sub>DD</sub>
K10	GND										GND
K11	V <sub>DD</sub>										V <sub>DD</sub>
K12	GND										GND
K13	V <sub>DD</sub>										V <sub>DD</sub>
K14	V <sub>DD</sub>										V <sub>DD</sub>
K15	V <sub>DD</sub>										V <sub>DD</sub>
K16	V <sub>DD</sub>										V <sub>DD</sub>
K17	V <sub>DD</sub>										V <sub>DD</sub>
K18	GND										GND
K19	V <sub>DD</sub>										V <sub>DD</sub>
K20	GND										GND
K21	V <sub>DD</sub>										V <sub>DD</sub>
K22	V <sub>DDDDR</sub>	_								<u> </u>	V <sub>DDDDR</sub>



		Power-		I/O Multiplexing Mode <sup>2</sup>							
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AD4	GPIO2 <sup>3, 6</sup>					GPIO	1				V <sub>DDIO</sub>
AD5	GND										GND
AD6	TDM1TCLK					Т	DM				V <sub>DDIO</sub>
AD7	TDM3TDAT/RC10	RC10				Т	DM				V <sub>DDIO</sub>
AD8	TDM3RSYN/RC9	RC9				Т	DM				V <sub>DDIO</sub>
AD9	TDM3RDAT/RC8	RC8				Т	DM				V <sub>DDIO</sub>
AD10	GND										GND
AD11	V <sub>25M3</sub>										V <sub>25M3</sub>
AD12	GND										GND
AD13	V <sub>DDM3</sub>										V <sub>DDM3</sub>
AD14	GND										GND
AD15	V <sub>25M3</sub>										V <sub>25M3</sub>
AD16	GND										GND
AD17	V <sub>DDM3</sub>										V <sub>DDM3</sub>
AD18	GND										GND
AD19	V <sub>25M3</sub>										V <sub>25M3</sub>
AD20	GND										GND
AD21	Reserved <sup>1</sup>										_
AD22	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AD23	GND										GND
AD24	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AD25	GND										GND
AD26	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AD27	GND										GND
AD28	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AE1	Reserved <sup>1</sup>										
AE2	GPIO0 <sup>3, 6</sup>					G	PIO				V <sub>DDIO</sub>
AE3	GPIO3 <sup>3, 6</sup>					G	PIO				V <sub>DDIO</sub>
AE4	TDM1RCLK					Т	DМ				V <sub>DDIO</sub>
AE5	TDM1TSYN/RC3	RC3				Т	DM				V <sub>DDIO</sub>
AE6	TDM1TDAT/RC2	RC2				Т	DM				V <sub>DDIO</sub>
AE7	TDM1RSYN/RC1	RC1				Т	DМ				V <sub>DDIO</sub>
AE8	TDM3RCLK/RC16	RC16				Т	DМ				V <sub>DDIO</sub>
AE9	TDM3TCLK					Т	DМ				V <sub>DDIO</sub>
AE10	TDM2TDAT/RC6	RC6				Т	DМ				V <sub>DDIO</sub>
AE11	GPIO21/IRQ1 <sup>3.6</sup> /SPICLK					GPIO/	IRQ/SPI				V <sub>DDIO</sub>
AE12	GND										GND
AE13	Reserved <sup>1</sup>										
AE14	GND										GND
AE15	Reserved <sup>1</sup>										_
AE16	Reserved <sup>1</sup>			_							
AE17	Reserved <sup>1</sup>										
AE18	GND										GND



		Power-		I/O Multiplexing Mode <sup>2</sup>							
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AG4	TDM0RSYN/RCW_SRC0	RCW_ SRC0		•	·	Т	DM	•		•	V <sub>DDIO</sub>
AG5	TDMORCLK			TDM							V <sub>DDIO</sub>
AG6	TDM0TDAT/RCW_SRC1	RCW_ SRC1				Т	DM				V <sub>DDIO</sub>
AG7	TDM2TSYN/RC7	RC7				Т	DM				V <sub>DDIO</sub>
AG8	TDM2RCLK					Т	DM				V <sub>DDIO</sub>
AG9	TDM2RSYN/RC5	RC5				Т	DM				V <sub>DDIO</sub>
AG10	GPIO24/IRQ6 <sup>3, 6</sup> /SPISEL					GPIO/	IRQ/SPI				V <sub>DDIO</sub>
AG11	GPIO23/IRQ53, 6/SPIMISO					GPIO/	IRQ/SPI				V <sub>DDIO</sub>
AG12	Reserved <sup>1</sup>										
AG13	GND										GND
AG14	GND										GND
AG15	GND										GND
AG16	GND										GND
AG17	Reserved <sup>1</sup>										_
AG18	Reserved <sup>1</sup>										
AG19	GND										GND
AG20	GND										GND
AG21	V <sub>DDM3IO</sub>										V <sub>DDM3IO</sub>
AG22	GND										GND
AG23	GND										GND
AG24	GND										GND
AG25	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AG26	GND										GND
AG27	V <sub>DDDDR</sub>										V <sub>DDDDR</sub>
AG28	GND										GND
AH1	Reserved <sup>1</sup>										_
AH2	Reserved <sup>1</sup>										
AH3	Reserved <sup>1</sup>										
AH4	Reserved <sup>1</sup>										_
AH5	Reserved <sup>1</sup>										
AH6	Reserved <sup>1</sup>										
AH7	Reserved <sup>1</sup>										<u> </u>
AH8	Reserved <sup>1</sup>										
AH9	Reserved <sup>1</sup>										_
	Reserved <sup>1</sup>										
AH10	Reserved <sup>1</sup>	-									
AH11		-									
AH12	Reserved <sup>1</sup>										
AH13	Reserved <sup>1</sup>										
AH14	Reserved <sup>1</sup>										
AH15	Reserved <sup>1</sup>										—
AH16	Reserved <sup>1</sup>										—

Table 1. Signal List by Ball Number (continued)



		Power-			I/	O Multipl	exing Mo	de <sup>2</sup>			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AH17	Reserved <sup>1</sup>										_
AH18	Reserved <sup>1</sup>										_
AH19	Reserved <sup>1</sup>										—
AH20	Reserved <sup>1</sup>										_
AH21	Reserved <sup>1</sup>										_
AH22	Reserved <sup>1</sup>										—
AH23	Reserved <sup>1</sup>										_
AH24	Reserved <sup>1</sup>										_
AH25	Reserved <sup>1</sup>										_
AH26	Reserved <sup>1</sup>										_
AH27	Reserved <sup>1</sup>										_
AH28	Reserved <sup>1</sup>										_
Notes:	<ol> <li>Reserved signals should</li> <li>For signals with same fu</li> <li>The choice between GP</li> </ol>	unctionality	in all moo	des the ap	propriate	cells are e	empty.		ration detai	ls, see <b>Ch</b>	apter 23,

*GPIO* in the *MSC8144 Reference Manual*.**4.** Open-drain signal.

**5.** Internal 20 K $\Omega$  pull-up resistor.

6. For signals with GPIO functionality, the open-drain and internal 20 KΩ pull-up resistor can be configured by GPIO register programming. See Chapter 23, GPIO of the MSC8144 Reference Manual for configuration details.



## 2.5.2.2 Spread Spectrum Clock

SRIO\_REF\_CLK/ SRIO\_REF\_CLK is designed to work with a spread spectrum clock (0 to 0.5% spreading at 3033 kHz rate is allowed), assuming both ends have same reference clock. For better results use a source without significant unintended modulation.

# 2.5.3 PCI DC Electrical Characteristics


## **Table 9. PCI DC Electrical Characteristics**

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V <sub>DDPCI</sub>	3.135	3.465	V
Input high voltage	V <sub>IH</sub>	$0.5  imes V_{DDPCI}$	3.465	V
Input low voltage	V <sub>IL</sub>	-0.5	$0.3  imes V_{DDPCI}$	V
Input Pull-up voltage <sup>1</sup>	V <sub>IPU</sub>	$0.7 \times V_{DDPCI}$		
Input leakage current, 0 <v<sub>IN <v<sub>DDPCI</v<sub></v<sub>	I <sub>IN</sub>	-30	30	μA
Tri-state (high impedance off state) leakage current, 0 <v<sub>IN <v<sub>DDPCI</v<sub></v<sub>	I <sub>OZ</sub>	-30	30	μA
Signal low input current, V <sub>IL</sub> = 0.4 V <sup>1</sup>	ΙL	-30	30	μA
Signal high input current, V <sub>IH</sub> = 2.0 V <sup>1</sup>	Ι <sub>Η</sub>	-30	30	μA
Output high voltage, I <sub>OH</sub> = -0.5 mA, except open drain pins	V <sub>OH</sub>	$0.9 \times V_{DDPCI}$	—	V
Output low voltage, I <sub>OL</sub> = 1.5 mA	V <sub>OL</sub>	—	$0.1 \times V_{DDPCI}$	V
Input Pin Capacitance <sup>1</sup>	C <sub>IN</sub>		10	pF
Notes: 1. Not tested. Guaranteed by design.			•	•

# 2.5.4 TDM DC Electrical Characteristics

## Table 10. TDM DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V <sub>DDTDM</sub>	3.135	3.465	V
Input high voltage	V <sub>IH</sub>	2.0	3.465	V
Input low voltage	V <sub>IL</sub>	-0.3	0.8	V
Input leakage current 0 <v<sub>IN <v<sub>DDTDM</v<sub></v<sub>	I <sub>IN</sub>	-30	30	μΑ
Tri-state (high impedance off state) leakage current	I <sub>OZ</sub>	-30	30	μΑ
Output high voltage, I <sub>OH</sub> = -1.6 mA	V <sub>OH</sub>	2.4	—	V
Output low voltage, I <sub>OL</sub> = 0.4mA	V <sub>OL</sub>	—	0.4	V





Reset Action/Reset Source	Po <u>wer-On Re</u> set (PORESET)	Hard Reset (HRESET)	Sof	t Reset (SRESET)
Reset Action/Reset Source	External only	External or Internal (Software Watchdog, Software or RapidIO)	External or internal Software	JTAG Command: EXTEST, CLAMP, or HIGHZ
HRESET driven	Yes	Yes	No	No
IPBus modules reset (TDM, UART, SWT, DDRC, IPBus master, GIC, HS, and GPIO)	Yes	Yes	Yes	Yes
SRESET driven	Yes	Yes	Yes	Depends on command
Extended cores reset	Yes	Yes	Yes	Yes
CLASS registers reset	Yes	Yes	Some registers	Some registers
Timers, Performance Monitor	Yes	Yes	No	No
QUICC Engine subsystem, PCI, DMA	Yes	Yes	Most registers	Most registers

#### Table 18. Reset Actions for Each Reset Source (continued)

# 2.6.3.1 Power-On Reset (PORESET) Pin

Asserting  $\overrightarrow{PORESET}$  initiates the power-on reset flow.  $\overrightarrow{PORESET}$  must be asserted externally for at least 32 CLKIN cycles after V<sub>DD</sub> and V<sub>DDIO</sub> are both at their nominal levels.

## 2.6.3.2 Reset Configuration

The MSC8144 has two mechanisms for writing the reset configuration:

- Through the  $I^2C$  port
- Through external pins
- Through internal hard coded

Twenty-three signals (see **Section 1** for signal description details) are sampled during the power-on reset sequence to define the Reset Word Configuration Source and operating conditions:

- RCW\_SRC[2–0]
- RC[16–0]

The RCFG\_CLKIN\_RNG pin must be valid during power-on or hard reset sequence. The STOP\_BS pin must be always valid and is also sampled during power-on reset sequence for RCW loading from an I<sup>2</sup>C EEPROM.

## 2.6.3.3 Reset Timing Tables

Table 19 and Figure 7 describe the reset timing for a reset configuration.

Table 19	. Timing f	or a Reset	Configuration	Write
----------	------------	------------	---------------	-------

No.	Characteristics	Expression	Max	Min	Unit
1	Required external PORESET duration minimum	32/CLKIN			
	• 33 MHz <= CLKIN < 44 MHz		1280	727	ns
	• 44 MHz <= CLKIN < 66 MHz		728	484	ns
	• 66 MHz <= CLKIN < 100 MHz		485	320	ns
	• 100 MHz <= CLKIN < 133 MHz		320	241	ns



## 2.6.4.2 DDR SDRAM Output AC Timing Specifications

Table 23 provides the output AC timing specifications for the DDR SDRAM interface.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit
MCK[n] cycle time, (MCK[n]/MCK[n] crossing) <sup>2</sup>	t <sub>MCK</sub>	5	10	ns
ADDR/CMD output setup with respect to MCK <sup>3</sup>	t <sub>DDKHAS</sub>			
• 400 MHz	DDITIAO	1.95	_	ns
• 333 MHz		2.40	_	ns
• 266 MHz		3.15	_	ns
• 200 MHz		4.20	_	ns
ADDR/CMD output hold with respect to MCK <sup>3</sup>	t			
• 400 MHz	<sup>t</sup> DDKHAX	1.85	_	ns
• 333 MHz		2.40		ns
• 266 MHz		3.15	_	ns
• 200 MHz		4.20	_	ns
MCSn output setup with respect to MCK <sup>3</sup>	+	4.20		113
<ul> <li>400 MHz</li> </ul>	t <sub>DDKHCS</sub>	1.95		nc
			_	ns
• 333 MHz		2.40	_	ns
• 266 MHz		3.15	_	ns
• 200 MHz		4.20	—	ns
MCSn output hold with respect to MCK <sup>3</sup>	<sup>t</sup> DDKHCX			
• 400 MHz		1.95	—	ns
• 333 MHz		2.40	—	ns
• 266 MHz		3.15	—	ns
• 200 MHz		4.20	—	ns
MCK to MDQS Skew <sup>4</sup>	t <sub>DDKHMH</sub>	-0.6	0.6	ns
MDQ/MECC/MDM output setup with respect to MDQS <sup>5</sup>	t <sub>DDKHDS</sub> ,			
• 400 MHz	t <sub>DDKLDS</sub>	700	—	ps
• 333 MHz	-	900	—	ps
• 266 MHz		1100	—	ps
• 200 MHz		1200	—	ps
MDQ/MECC/MDM output hold with respect to MDQS <sup>5</sup>	t <sub>DDKHDX,</sub>			
• 400 MHz	t <sub>DDKLDX</sub>	700	_	ps
• 333 MHz	DDILLDI	900	_	ps
• 266 MHz		1100	—	ps
• 200 MHz		1200	_	, ps
MDQS preamble start <sup>6</sup>	t <sub>DDKHMP</sub>	$-0.5\times t_{\text{MCK}}-0.6$	$-0.5 \times t_{MCK}$ +0.6	ns
MDQS epilogue end <sup>6</sup>	t <sub>DDKHME</sub>	-0.6	0.6	ns
Notes: 1. The symbols used for timing specifications follow	the pattern of t <sub>(first two</sub>	b letters of functional block)(	signal)(state) (reference)(state)	ate) for
inputs and $t_{(first two letters of functional block)(reference)((DD) from the rising or falling edge of the reference)$	state)(signal)(state) for ou ce clock (KH or KL) ui	ntil the output went investigation	e can be read as DDR alid (AX or DX). For ex	timing kample,
t <sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time	t <sub>MCK</sub> memory clock r	eference (K) goes from	n the high (H) state uni	til output
(A) are setup (S) or output valid time. Also, t <sub>DDKL</sub>			t <sub>MCK</sub> memory clock re	eference
(K) goes low (L) until data outputs (D) are invalid	(X) or data output hol	d time.		
2. All MCK/MCK referenced measurements are made			V.	
3. ADDR/CMD includes all DDR SDRAM output sign				the
ADDR/CMD setup and hold specifications, it is as	sumed that the Clock	Control register is set	to adjust the memory	clocks b
1/2 applied cycle.				
<ol> <li>Note that t<sub>DDKHMH</sub> follows the symbol conventions</li> </ol>	s described in note 1.	For example, t <sub>DDKHMH</sub>	describes the DDR tin	ning (DD

## Table 23. DDR SDRAM Output AC Timing Specifications

4. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. This will typically be set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MSC8144 Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.

Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.

6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.

7. At recommended operating conditions with V\_DDDDR (1.8 V or 2.5 V)  $\pm$  5%.

Figure 8 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).





Figure 8. Timing for t<sub>DDKHMH</sub>






Figure 9. DDR SDRAM Output Timing



Figure 10 provides the AC test load for the DDR bus.




Figure 10. DDR AC Test Load

# 2.6.5 Serial RapidIO Timing and SGMII Timing

# 2.6.5.1 AC Requirements for SRIO\_REF\_CLK and SRIO\_REF\_CLK

Table 24 lists AC signal specifications.

Parameter Description	Symbol	Min	Typical	Max	Units	Comments
REFCLK cycle time	t <sub>REF</sub>	_	10 (8, 6.4)	_	ns	8 ns applies only to serial RapidIO system with 125-MHz reference clock. 6.4 ns applies only to serial RapidIO systems with a 156.25 MHz reference clock. <b>Note:</b> SGMII uses the 8 ns (125 MHz) value only.

# 2.6.5.2 Signal Definitions

LP-Serial links use differential signaling. This section defines terms used in the description and specification of differential signals. Figure 11 shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and  $\overline{\text{TD}}$ ) or a receiver input (RD and  $\overline{\text{RD}}$ ). Each signal swings between voltage levels A and B, where A > B.




Figure 11. Differential  $V_{PP}$  of Transmitter or Receiver

**Note:** This explanation uses generic TD/TD/RD/RD signal names. These correspond to SRIO\_TXD/SRIO\_TXD/SRIO\_RXD/SRIO\_RXD respectively.



## Table 25. Short Run Transmitter AC Timing Specifications—1.25 GBaud (continued)

Characteristic	Symbol	Range		11:0:4	Netco
Characteristic	Symbol	Min	Max	Unit	Notes
Multiple output skew	S <sub>MO</sub>		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	±100 ppm

## Table 26. Short Run Transmitter AC Timing Specifications—2.5 GBaud

Characteristic	Range		nge	Unit	Notes
Characteristic	Symbol	Min	Max	Unit	NOTES
Output Voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V <sub>DIFFPP</sub>	500	1000	mV <sub>PP</sub>	
Deterministic Jitter	J <sub>D</sub>		0.17	UI <sub>PP</sub>	
Total Jitter	J <sub>T</sub>		0.35	UI <sub>PP</sub>	
Multiple Output skew	S <sub>MO</sub>		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	400	400	ps	±100 ppm

#### Table 27. Short Run Transmitter AC Timing Specifications—3.125 GBaud

Chanastanistia	Complete	Rai	Range		Netes
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V <sub>DIFFPP</sub>	500	1000	mV <sub>PP</sub>	
Deterministic Jitter	J <sub>D</sub>		0.17	UI <sub>PP</sub>	
Total Jitter	J <sub>T</sub>		0.35	UI <sub>PP</sub>	
Multiple output skew	S <sub>MO</sub>		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	320	320	ps	±100 ppm

## Table 28. Long Run Transmitter AC Timing Specifications—1.25 GBaud

Channa taniatia	Cumple of	Range		11	Natas
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V <sub>DIFFPP</sub>	800	1600	mV <sub>PP</sub>	
Deterministic Jitter	J <sub>D</sub>		0.17	UI <sub>PP</sub>	
Total Jitter	J <sub>T</sub>		0.35	UI <sub>PP</sub>	
Multiple output skew	S <sub>MO</sub>		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	±100 ppm







Figure 12. Transmitter Output Compliance Mask

Transmitter Type	V <sub>DIFF</sub> min (mV)	V <sub>DIFF</sub> max (mV)	A (UI)	B (UI)
1.25 GBaud short range	250	500	0.175	0.39
1.25 GBaud long range	400	800	0.175	0.39
2.5 GBaud short range	250	500	0.175	0.39
2.5 GBaud long range	400	800	0.175	0.39
3.125 GBaud short range	250	500	0.175	0.39
3.125 GBaud long range	400	800	0.175	0.39

Table 31. Transmitter Differential Output Eye Diagram Parameters



## 2.6.5.6 Receiver Eye Diagrams

For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding bit error rate specification (Table 32, Table 33, and Table 34) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the receiver input compliance mask shown in Figure 14 with the parameters specified in Table 35. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a 100  $\Omega \pm 5\%$  differential resistive load.




Figure 14. Receiver Input Compliance Mask

Receiver Type	V <sub>DIFF</sub> min (mV)	V <sub>DIFF</sub> max (mV)	A (UI)	B (UI)
1.25 GBaud	100	800	0.275	0.400
2.5 GBaud	100	800	0.275	0.400
3.125 GBaud	100	800	0.275	0.400

## 2.6.5.7 Measurement and Test Requirements

Since the LP-Serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of **IEEE** Std. 802.3ae-2002<sup>TM</sup>, the measurement and test requirements defined here are similarly guided by Clause 47. In addition, the CJPAT test pattern defined in Annex 48A of **IEEE** Std. 802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of **IEEE** Std. 802.3ae-2002 is recommended as a reference for additional information on jitter test methods.



# 2.6.9 Timer Timing

Characteristics	Symbol	Min	Unit
TIMERx frequency	T <sub>TMREFCLK</sub>	10.0	ns
TIMERx Input high phase	T <sub>TMCH</sub>	4.0	ns
TIMERx Output low phase	T <sub>TMCL</sub>	4.0	ns

Table 39. Timer Timing

Figure 23 shows the timer input AC timing




Figure 23. Timer Timing

# 2.6.10 Ethernet Timing

This section describes the AC electrical characteristics for the Ethernet interface.

There are programmable delay units (PDU) that should be programmed differently for each Interface to meet timing. There is a general configuration register 4 (GCR4) used to configure the timing. For additional information, see the *MSC8144 Reference Manual*.

# 2.6.10.1 Management Interface Timing

	Symbol	Min	Max	Unit	
ETHMDC to ETHMDIO delay <sup>2</sup>		t <sub>MDKHDX</sub>	10	70	ns
ETHMDIO to ETHMDC rising edge setup time		t <sub>MDDVKH</sub>	7	—	ns
ETHMDC rising edge to ETHMDIO hold time		t <sub>MDDXKH</sub>	0	—	ns
source achiev	m the ETHMDC frequency (f <sub>MDC</sub> ) to a maximum value of 2.5 clock and configuration of MIIMCFG[MCS] and UPSMR[MI e f <sub>MDC</sub> = 2.5 MHz, program MIIMCFG[MCS] = 0x4 and UPS uration details.	DCP]. For example,	for a source of	clock of 400 N	/IHz, to

2. The value depends on the source clock. For example, for a source clock of 267 MHz, the delay is 70 ns. For a source clock of 333 MHz, the delay is 58 ns.



# 2.6.14 JTAG Signals

Characteristics		All frequencies		11-24
		Min	Max	Unit
TCK cycle time	t <sub>тскх</sub>	36.0	—	ns
TCK clock high phase measured at $V_{M}$ = 1.6 V	t <sub>тскн</sub>	15.0	—	ns
Boundary scan input data setup time	t <sub>BSVKH</sub>	0.0	—	ns
Boundary scan input data hold time	t <sub>BSXKH</sub>	15.0	—	ns
TCK fall to output data valid	t <sub>тскно</sub>	—	20.0	ns
TCK fall to output high impedance	t <sub>тскног</sub>	—	24.0	ns
TMS, TDI data setup time	t <sub>TDIVKH</sub>	0.0	—	ns
TMS, TDI data hold time	t <sub>TDIXKH</sub>	5.0	—	ns
TCK fall to TDO data valid		—	10.0	ns
TCK fall to TDO high impedance		—	12.0	ns
TRST assert time		100.0	—	ns
Note: All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port.				

## Table 50. JTAG Timing

Figure 38 shows the Test Clock Input Timing Diagram




Figure 38. Test Clock Input Timing

Figure 39 shows the boundary scan (JTAG) timing diagram.




Figure 39. Boundary Scan (JTAG) Timing



The following supplies should rise before any other supplies in any sequence

- V<sub>DD</sub> and V<sub>DDPLL</sub> coupled together
- V<sub>DDM3</sub>

After the above supplies rise to 90% of their nominal value the following I/O supplies may rise in any sequence (see Figure 42):

- V<sub>DDGE1</sub>
- V<sub>DDGE2</sub>
- V<sub>DDIO</sub>
- V<sub>DDDDR</sub> and MV<sub>REF</sub> coupled one to another. MV<sub>REF</sub> should be either at same time or after V<sub>DDDDR</sub>.
- V<sub>DDM3IO</sub>
- V<sub>25M3</sub>




Figure 42.  $V_{DDM3},\,V_{DDM3IO}$  and  $V_{25M3}$  Power-on Sequence

- Note: 1. This recommended power sequencing is different from the MSC8122/MSC8126.
  - 2. If no pins that require  $V_{DDGE1}$  as a reference supply are used (see Table 1),  $V_{DDGE1}$  can be tied to GND.
  - 3. If no pins that require  $V_{DDGE2}$  as a reference supply are used (see Table 1),  $V_{DDGE2}$  can be tied to GND.
  - 4. If the DDR interface is not used,  $V_{DDDDR}$  and  $MV_{REF}$  can be tied to GND.
  - 5. If the M3 memory is not used,  $V_{DDM3}$ ,  $V_{DDM3IO}$ , and  $V_{25M3}$  can be tied to GND.
  - 6. If the RapidIO interface is not used,  $V_{DDSX}$ ,  $V_{DDSXP}$ , and  $V_{DDRIOPLL}$  can be tied to GND.

## 3.1.2 Start-Up Timing

Section 2.6.1 describes the start-up timing.



## Table 52. Connectivity of DDR Related Pins When Using 16-bit DDR Memory Only (continued)

Signal Name	Pin connection
MWE	in use
MV <sub>REF</sub>	1/2*V <sub>DDDDR</sub>
V <sub>DDDDR</sub>	2.5 V or 1.8 V

## 3.4.1.3 ECC Unused Pin Connections

When the error code corrected mechanism is not used in any 32- or 16-bit DDR configuration, refer to Table 53 to determine the correct pin connections.

#### Table 53. Connectivity of Unused ECC Mechanism Pins

Signal Name	Pin connection
MECC[0-7]	pull-up to V <sub>DDDDR</sub>
ECC_MDM	NC
ECC_MDQS	pull-down to GND
ECC_MDQS	pull-up to V <sub>DDDDR</sub>

# 3.4.2 Serial RapidIO Interface Related Pins

## 3.4.2.1 Serial RapidIO interface Is Not Used

### Table 54. Connectivity of Serial RapidIO Interface Related Pins When the RapidIO Interface Is Not Used

Signal Name	Pin Connection
SRIO_IMP_CAL_RX	GND
SRIO_IMP_CAL_TX	GND
SRIO_REF_CLK	GND
SRIO_REF_CLK	GND
SRIO_RXD[0-3]	GND
SRIO_RXD[0-3]	GND
SRIO_TXD[0-3]	NC
SRIO_TXD[0-3]	NC
VDDRIOPLL	GND
GND <sub>RIOPLL</sub>	GND
GND <sub>SXP</sub>	GND
GND <sub>SXC</sub>	GND
V <sub>DDSXP</sub>	GND
V <sub>DDSXC</sub>	GND



### Table 60. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required (continued)

Signal Name	Pin Connection
GE2_SGMII_RX	GND <sub>SXC</sub>
GE2_SGMII_TX	NC
GE2_SGMII_TX	NC
GE2_TCK	NC
GE2_TD[0-3]	NC
GE2_TX_EN	NC

## 3.4.4.3 GE1 and GE2 Management Pins

GE\_MDC and GE\_MDIO pins should be connected as required by the specified protocol. If neither GE1 nor GE2 is used (that is,  $V_{DDGE2}$  is connected to GND), Table 61 lists the recommended management pin connections.

#### Table 61. Connectivity of GE Management Pins When GE1 and GE2 Are Not Used

Signal Name	Pin Connection
GE_MDC	NC
GE_MDIO	NC

# 3.4.5 UTOPIA/POS Related Pins

Table 62 lists the board connections of the UTOPIA/POS pins when the entire UTOPIA/POS interface is not used or subset of UTOPIA/POS interface is used. For multiplexing options that select a subset of the UTOPIA/POS interface, use the connections described in Table 62 for those signals that are not selected. Table 62 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

#### Table 62. Connectivity of UTOPIA/POS Related Pins When UTOPIA/POS Interface Is Not Used

Signal Name	Pin Connection
UTP_IR	GND
UTP_RADDR[0-4]	V <sub>DDIO</sub>
UTP_RCLAV_PDRPA	NC
UTP_RCLK	GND
UTP_RD[0-15]	GND
UTP_REN	V <sub>DDIO</sub>
UTP_RPRTY	GND
UTP_RSOC	GND
UTP_TADDR[0-4]	V <sub>DDIO</sub>
UTP_TCLAV	NC
UTP_TCLK	GND
UTP_TD[0–15]	NC
UTP_TEN	V <sub>DDIO</sub>
UTP_TPRTY	NC
UTP_TSOC	NC
V <sub>DDIO</sub>	3.3 V



sion History

# 7 Revision History

Table 66 provides a revision history for this data sheet.

Table 66. Document Revision History

Rev.	Date	Description
0	Feb. 2007	Initial public release.
1	Apr. 2007	<ul> <li>Adds new I/O multiplexing mode 7 that supports POS functionality.</li> <li>Updates reference voltage supply for pins G5, H7, and H8 in Table 1.</li> <li>Updates start-up timing recommendations with regard to TRST and M3_RESET in Section 2.7.1.</li> <li>Adds input clock duty cycles in Table 20.</li> <li>Updates PCI AC timings in Table 41.</li> <li>Removes UTOPIA internal clock specifications in Table 52.</li> <li>Updates JTAG timings in Table 56.</li> <li>Clarifies connectivity guidelines for Ethernet pins in Section 3.3.4.</li> <li>Miscellaneous pin connectivity guidelines were updated in Table 71.</li> <li>Updates name of core subsystem reference manual.</li> </ul>
2	June 2007	<ul> <li>Corrected AA4 definition in Table 1. Changed TDM5TD3 to correct name TDM5TDAT.</li> <li>Removed Figure 35 because the device does not support UTOPIA using an internal clock. Renumbered subsequent figures.</li> <li>Removed Section 3.5 <i>Thermal Considerations</i>. To be replaced with an application note.</li> </ul>
3	Sep 2007	<ul> <li>Updated M3 voltage range in Table 3.</li> <li>Changed note in Table 7 for PLL power supplies.</li> <li>DDR voltage designator changed from V<sub>DD</sub> to V<sub>DDDDR</sub> in Table 8, Table 10, Section 2.7.4.1, Section 2.7.4.2, and Figure 11. Changed range on I<sub>OZ</sub> in Table 8 and Table 10.</li> <li>Deleted text before Table 13 and added note 2 to input pin capacitance.</li> <li>Deleted text before Table 14, added a 1 to the note, and added note 1 to input pin capacitance.</li> <li>Deleted text before Table 14, added a 1 to the note, and added note 1 to input pin capacitance.</li> <li>Deleted text before nable 14, added a 1 to the note, and added note 1 to input pin capacitance.</li> <li>Deleted text before new Section 2.6.5.1.</li> <li>Added a 1 to the note in Table 15 and added note 1 to input pin capacitance.</li> <li>Deleted ac voltage rows from Table 16. Added note 1 to input pin capacitance.</li> <li>Deleted ac voltage rows from Table 16. Added note 1 to input pin capacitance.</li> <li>Changed output high and low voltage levels in Table 17 and Table 18.</li> <li>Deleted text before Table 19.</li> <li>Added clock skew ranges in percent in Table 21.</li> <li>Changed V<sub>DD</sub> to V<sub>DDIO</sub> in Table 26.</li> <li>Changed V<sub>DD</sub> to V<sub>DDEGE</sub> in Figure 27 and Figure 30.</li> <li>Changed the value of the data to clock out skew in Table 51.</li> <li>Changed the value of the data to clock out skew in Table 51.</li> <li>Changed the value of the data to clock out skew in Table 51.</li> <li>Changed the head for the JTAG timing section, now Section 2.7.15.</li> <li>Updated JTAG timing for TCK cycle time, TCK high phase, and boundary scan input data hold time in Table 56.</li> <li>Added new Section 3.3 with guidelines for board layout for clock and timing signals. Renumbered subsequent sections.</li> </ul>
4	Sep 2007	<ul> <li>Changed leakage current values in Table 13, Table 14, Table 11, Table 16, Table 17, Table 18, and Table 19 from -10 and 10 μa to -30 and 30 μa.</li> <li>Change the minimum value of t<sub>MDDVKH</sub> in Table 45 from 5 ns to 7 ns.</li> <li>Updated note 1 in Table 45.</li> </ul>
5	Oct 2007	<ul> <li>Corrected column numbering in Figure 3 and Figure 4.</li> <li>Updated SPI signal names in Table 1.</li> </ul>
6	Oct 2007	Updated SPI signal names in Table 1.