NXP USA Inc. - MSC8144SVT800B Datasheet





Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	SC3400 Core
Interface	Ethernet, I ² C, SPI, TDM, UART, UTOPIA
Clock Rate	800MHz
Non-Volatile Memory	External
On-Chip RAM	10.5MB
Voltage - I/O	3.30V
Voltage - Core	1.00V
Operating Temperature	0°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8144svt800b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



		Power-			I/	O Multiple	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
B10	Reserved ¹										
B11	Reserved ¹										_
B12	SRIO_RXD0										V _{DDSXC}
B13	GND _{SXC}										GND _{SXC}
B14	SRIO_RXD1										V _{DDSXC}
B15	GND _{SXC}										GND _{SXC}
B16	SRIO_REF_CLK										V _{DDSXC}
B17	Reserved ¹										_
B18	V _{DDSXC}										V _{DDSXC}
B19	SRIO_RXD2/ GE1_SGMII_RX		SGI	MII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration W	/ord	V _{DDSXC}
B20	GND _{SXC}										GND _{SXC}
B21	SRIO_RXD3/ GE2_SGMII_RX		SGI	MII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration W	/ord	V _{DDSXC}
B22	GND _{SXC}										GND _{SXC}
B23	GND _{SXP}										GND _{SXP}
B24	MDQ27										V _{DDDDR}
B25	V _{DDDDR}										V _{DDDDR}
B26	GND										GND
B27	V _{DDDDR}										V _{DDDDR}
B28	MDQS3										V _{DDDDR}
C1	Reserved ¹										_
C2	GE2_RX_CLK/PCI_AD29			Ethei	rnet 2		PCI		Ethernet 2		V _{DDGE2}
C3	V _{DDGE2}										V _{DDGE2}
C4	TDM7RSYN/GE2_TD2/ PCI_AD2/UTP_TER		TC	M		PCI		Ethe	ernet 2	UTOPIA	V _{DDGE2}
C5	TDM7RCLK/GE2_RD2/ PCI_AD0/UTP_RVL		TC	M		PCI		Ethe	ernet 2	UTOPIA	V _{DDGE2}
C6	V _{DDGE2}										V _{DDGE2}
C7	GE2_RD0/PCI_AD27			Ether	met 2		PCI		Ethernet 2		V _{DDGE2}
C8	Reserved ¹										_
C9	Reserved ¹										
C10	Reserved ¹										_
C11	Reserved ¹										_
C12	V _{DDSXP}										V _{DDSXP}
C13	SRIO_TXD0										V _{DDSXP}
C14	V _{DDSXP}										V _{DDSXP}
C15	SRIO_TXD1										V _{DDSXP}
C16	GND _{SXC}										GND _{SXC}
C17	GND _{RIOPLL}										GND _{RIOPLL}
C18	Reserved ¹										
C19	V _{DDSXP}										V _{DDSXP}
C20	SRIO_TXD2/GE1_SGMII_T		SGI	MII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration W	/ord	V _{DDSXP}

Table 1. Signal List by Ball Number (continued)



		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
G23	MBA1										V _{DDDDR}
G24	MA3										V _{DDDDR}
G25	MA8										V _{DDDDR}
G26	V _{DDDDR}										V _{DDDDR}
G27	GND										GND
G28	MCK0										V _{DDDDR}
H1	Reserved ¹										_
H2	CLKIN										V _{DDIO}
H3	HRESET										V _{DDIO}
H4	PCI_CLK_IN										V _{DDIO}
H5	NMI										V _{DDIO}
H6	URXD/GPIO14/IRQ8/ RC_LDF ^{3, 6}	RC_LDF			UA	RT/GPIO	/IRQ				V _{DDIO}
H7	GE1_RX <u>_ER/PCI_</u> AD6/ GPIO25/IRQ15 ^{3, 6}		GPIO/ IRQ	Ethernet 1		PCI		GPIO/ IRQ	Etherr	net 1	V _{DDIO}
H8	GE1_CRS/PCI_AD5		PCI	Ethernet 1		P	CI		Etherr	net 1	V _{DDIO}
H9	GND										GND
H10	V _{DD}										V _{DD}
H11	GND										GND
H12	V _{DD}										V _{DD}
H13	GND										GND
H14	V _{DD}										V _{DD}
H15	V _{DD}										V _{DD}
H16	V _{DD}										V _{DD}
H17	GND										GND
H18	V _{DD}										V _{DD}
H19	GND										GND
H20	V _{DD}										V _{DD}
H21	V _{DD}										V _{DD}
H22	V _{DDDDR}										V _{DDDDR}
H23	MBA0										V _{DDDDR}
H24	MA15										V _{DDDDR}
H25	V _{DDDDR}										V _{DDDDR}
H26	MA9										V _{DDDDR}
H27	MA7										V _{DDDDR}
H28	MCK0										V _{DDDDR}
J1	Reserved ¹										_
J2	GND										GND
J3	V _{DDIO}										V _{DDIO}
J4	STOP_BS										V _{DDIO}
J5	NMI_OUT ⁴										V _{DDIO}
J6	INT_OUT ⁴										V _{DDIO}
J7	SDA/GPIO27 ^{3, 4, 6}					I2C/GPIC)				V _{DDIO}



		Power-		I/O Multiplexing Mode ²							
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
J8	V _{DDIO}										V _{DDIO}
J9	V _{DD}										V _{DD}
J10	GND										GND
J11	V _{DD}										V _{DD}
J12	GND										GND
J13	V _{DD}										V _{DD}
J14	GND										GND
J15	GND										GND
J16	GND										GND
J17	V _{DD}										V _{DD}
J18	GND										GND
J19	V _{DD}										V _{DD}
J20	GND										GND
J21	GND										GND
J22	GND										GND
J23	GND										GND
J24	V _{DDDDR}										V _{DDDDR}
J25	GND										GND
J26	V _{DDDDR}										V _{DDDDR}
J27	GND										GND
J28	V _{DDDDR}										V _{DDDDR}
K1	Reserved ¹										
K2	Reserved ¹										_
K3	Reserved ¹										—
K4	Reserved ¹										_
K5	V _{DDPLL2A}										V _{DDPLL2A}
K6	GND										GND
K7	V _{DDPLL0A}										V _{DDPLL0A}
K8	V _{DDPLL1A}										V _{DDPLL1A}
K9	V _{DD}										V _{DD}
K10	GND										GND
K11	V _{DD}										V _{DD}
K12	GND										GND
K13	V _{DD}										V _{DD}
K14	V _{DD}										V _{DD}
K15	V _{DD}										V _{DD}
K16	V _{DD}										V _{DD}
K17	V _{DD}										V _{DD}
K18	GND										GND
K19	V _{DD}										V _{DD}
K20	GND										GND
K21	V _{DD}										V _{DD}
K22	V _{DDDDR}										V _{DDDDR}



		Power-	I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AA7	TDM4TCLK/PCI_AD10			TDM		P	CI		TDM		V _{DDIO}
AA8	TDM4TDAT/PCI_AD11			TDM		P	CI		TDM		V _{DDIO}
AA9	V _{DDIO}										V _{DDIO}
AA10	V _{DDM3}										V _{DDM3}
AA11	GND										GND
AA12	V _{DDM3}										V _{DDM3}
AA13	GND										GND
AA14	V _{DDM3}										V _{DDM3}
AA15	GND										GND
AA16	V _{DDM3}										V _{DDM3}
AA17	GND										GND
AA18	V _{DDM3}										V _{DDM3}
AA19	GND										GND
AA20	V _{DDM3}										V _{DDM3}
AA21	GND										GND
AA22	GND										GND
AA23	MDQ15										V _{DDDDR}
AA24	MDQ14										V _{DDDDR}
AA25	MDM1										V _{DDDDR}
AA26	MDQ12										V _{DDDDR}
AA27	MDQS1										V _{DDDDR}
AA28	MDQS1										V _{DDDDR}
AB1	Reserved ¹										-
AB2	UTP_TSOC/RC15	RC15				UT	ΟΡΙΑ				V _{DDIO}
AB3	V _{DDIO}										V _{DDIO}
AB4	TDM6RDAT/PCI_AD20/ GPIO5/IRQ11 ^{3, 6}		TD	M/GPIO/ I	RQ	P	CI	TC)m/gpio/ if	RQ	V _{DDIO}
AB5	TDM5RDAT/PCI_AD14/ GPIO9 ^{3, 6}		٦	rdm/gpic)	P	CI		TDM/GPIO		V _{DDIO}
AB6	TDM6TSYN/PCI_AD24/ GPIO8/ IRQ14 ^{3, 6}		TD	M/GPIO/I	RQ	P	CI	TE	DM/GPIO/IF	RQ	V _{DDIO}
AB7	TDM6RCLK/PCI_AD19/ GPIO4/IRQ10 ^{3, 6}		TD	M/GPIO/I	RQ	P	CI	TE	DM/GPIO/IF	RQ	V _{DDIO}
AB8	TDM4RSYN/PCI_AD9			TDM		P	CI		TDM		V _{DDIO}
AB9	TDM4RDAT/PCI_AD8			TDM		P	CI		TDM		V _{DDIO}
AB10	GND										GND
AB11	V _{DDM3}										V _{DDM3}
AB12	GND										GND
AB13	V _{DDM3}										V _{DDM3}
AB14	GND										GND
AB15	V _{DDM3}										V _{DDM3}
AB16	GND										GND
AB17	V _{DDM3}										V _{DDM3}
AB18	GND										GND



		Power-	I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AD4	GPIO2 ^{3, 6}					GPIO					V _{DDIO}
AD5	GND										GND
AD6	TDM1TCLK					Т	ЪМ				V _{DDIO}
AD7	TDM3TDAT/RC10	RC10				Т	DМ				V _{DDIO}
AD8	TDM3RSYN/RC9	RC9				Т	DМ				V _{DDIO}
AD9	TDM3RDAT/RC8	RC8		-	-	Т	DM			-	V _{DDIO}
AD10	GND										GND
AD11	V _{25M3}										V _{25M3}
AD12	GND										GND
AD13	V _{DDM3}										V _{DDM3}
AD14	GND										GND
AD15	V _{25M3}										V _{25M3}
AD16	GND										GND
AD17	V _{DDM3}										V _{DDM3}
AD18	GND										GND
AD19	V _{25M3}										V _{25M3}
AD20	GND										GND
AD21	Reserved ¹										
AD22	V _{DDDDR}										V _{DDDDR}
AD23	GND										GND
AD24	V _{DDDDR}										V _{DDDDR}
AD25	GND										GND
AD26	V _{DDDDR}										V _{DDDDR}
AD27	GND										GND
AD28	V _{DDDDR}										V _{DDDDR}
AE1	Reserved ¹										
AE2	GPIO0 ^{3, 6}					G	PIO				V _{DDIO}
AE3	GPIO3 ^{3, 6}					G	PIO				V _{DDIO}
AE4	TDM1RCLK					Т	DM				V _{DDIO}
AE5	TDM1TSYN/RC3	RC3				Т	DM				V _{DDIO}
AE6	TDM1TDAT/RC2	RC2				Т	DM				V _{DDIO}
AE7	TDM1RSYN/RC1	RC1				Т	DM				V _{DDIO}
AE8	TDM3RCLK/RC16	RC16				Т	DM				V _{DDIO}
AE9	TDM3TCLK					Т	DM				V _{DDIO}
AE10	TDM2TDAT/RC6	RC6				Т	DM				V _{DDIO}
AE11	GPIO21/IRQ1 ^{3.6} /SPICLK			1	1	GPIO/	IRQ/SPI			1	V _{DDIO}
AE12	GND										GND
AE13	Reserved ¹										—
AE14	GND										GND
AE15	Reserved ¹										
AE16	Reserved ¹										—
AE17	Reserved ¹										—
AE18	GND										GND



		Power-		I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply	
AE19	GND										GND	
AE20	V _{DDM3IO}										V _{DDM3IO}	
AE21	Reserved ¹										_	
AE22	GND										GND	
AE23	GND										GND	
AE24	GND										GND	
AE25	V _{DDDDR}										V _{DDDDR}	
AE26	GND										GND	
AE27	V _{DDDDR}										V _{DDDDR}	
AE28	GND										GND	
AF1	Reserved ¹										_	
AF2	V _{DDIO}										V _{DDIO}	
AF3	GND										GND	
AF4	TDM0RDAT/ RCFG_CLKIN_RNG	RCFG_ CLKIN_ RNG				Т	DM				V _{DDIO}	
AF5	TDM0TSYN/RCW_SRC2	RCW_ SRC2				Т	DM				V _{DDIO}	
AF6	TDM1RDAT/RC0	RC0		TDM							V _{DDIO}	
AF7	V _{DDIO}										V _{DDIO}	
AF8	GND										GND	
AF9	TDM2RDAT/RC4	RC4				Т	DM				V _{DDIO}	
AF10	TDM2TCLK					Т	DM				V _{DDIO}	
AF11	GPIO22/IRQ4 ^{3, 6} /SPIMOSI					GPIO/	IRQ/SPI				V _{DDIO}	
AF12	GND										GND	
AF13	GND										GND	
AF14	V _{DDM3IO}										V _{DDM3IO}	
AF15	GND										GND	
AF16	GND										GND	
AF17	Reserved ¹										—	
AF18	V _{DDM3IO}										V _{DDM3IO}	
AF19	GND										GND	
AF20	Reserved ¹										—	
AF21	Reserved ¹										_	
AF22	M3_RESET										V _{DDM3IO}	
AF23	GND										GND	
AF24	V _{DDDDR}										V _{DDDDR}	
AF25	GND										GND	
AF26	V _{DDDDR}										V _{DDDDR}	
AF27	GND										GND	
AF28	V _{DDDDR}										V _{DDDDR}	
AG1	Reserved ¹											
AG2	GPIO16/IRQ0 ^{3, 6}					GPI	0/IRQ				V _{DDIO}	
AG3	TDM0TCLK					Т	DM				V _{DDIO}	



Rating	Symbol	Value	Unit
M3 memory I/O and M3 memory charge pump voltage	V _{DDM3IO} V _{25M3}	-0.3 to 2.75	V
Input M3 memory I/O voltage	V _{INM3IO}	-0.3 to V _{DDM3IO} + 0.3	V
Rapid I/O C voltage	V _{DDSXC}	-0.3 to 1.21	V
Rapid I/O P voltage	V _{DDSXP}	-0.3 to 1.26	V
Rapid I/O PLL voltage	V _{DDRIOPLL}	-0.3 to 1.21	V
Operating temperature	TJ	-40 to 105	°C
Storage temperature range	T _{STG}	-55 to +150	°C
 Notes: 1. Functional operating conditions are given in Table 3. 2. Absolute maximum ratings are stress ratings only, and 	functional operation	at the maximum is not guarante	ed. Stress bevond

Table 2. Absolute Maximum Ratings

2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.

3. PLL supply voltage is specified at input of the filter and not at pin of the MSC8144 (see Figure 43)

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Rating	Symbol	Min	Nominal	Мах	Unit
Core supply voltage • 800 MHz (VT, SVT, TVT) and 1000 MHz (VT)	V _{DD}	0.97	1.0	1.05	V
• 1000 MHz (SVT, TVT)		0.97	1.0	1.03	V
PLL supply voltage • 800 MHz (VT, SVT, TVT) and 1000 MHz (VT)	V _{DDPLL0} V _{DDPLL1} V _{DDPLL2}	0.97	1.0	1.05	V
 1000 MHz (SVT, TVT) 		0.97	1.0	1.03	V
M3 memory Internal voltage	V _{DDM3}	1.213	1.25	1.313	V
DDR memory supply voltage DDR mode DDR2 mode 	V _{DDDDR}	2.375 1.71	2.5 1.8	2.625 1.89	V V
DDR reference voltage	MV _{REF}	$0.49 \times V_{DDDDR}$ (nom)	$0.5 \times V_{DDDDR}$ (nom)	$0.51 \times V_{DDDDR}$ (nom)	V
Ethernet 1 I/O voltage • 2.5 V mode • 3.3 V mode	V _{DDGE1}	2.375 3.135	2.5 3.3	2.625 3.465	V V
Ethernet 2 I/O voltage • 2.5 V mode • 3.3 V mode	V _{DDGE2}	2.375 3.135	2.5 3.3	2.625 3.465	V V
I/O voltage excluding Ethernet, DDR, M3, and RapidIO lines	V _{DDIO}	3.135	3.3	3.465	V
M3 memory I/O and M3 charge pump voltage	V _{DDM3IO} V _{25M3}	2.375	2.5	2.625	V
Rapid I/O C voltage	V _{DDSXC}	0.97	1.0	1.05	V
Rapid I/O P voltage • Short run (haul) mode • Long run (haul) mode	V _{DDSXP}	0.97 1.14	1.0 1.2	1.05 1.26	V V
Rapid I/O PLL voltage	V _{DDRIOPLL}	0.97	1.0	1.05	V
Operating temperature range: • Standard (VT) • Intermediate (SVT) • Extended (TVT)	T _J T _J T _A T	0 0 40		90 105 	ာံ ဂံ ဂံ
Note: PLL supply voltage is sp	ں ecified at input of t	he filter and not at pin of th	l he MSC8144 (see Figure	43).	U

Table 3. Recommended Operating Conditions



Table 19. Timing for a

No.	Characteristics	Expression	Max	Min	Unit
2	 Delay from de-assertion of external PORESET to HRESET deassertion for external pins and hard coded RCW 33 MHz <= CLKIN < 66 MHz 66 MHz <= CLKIN <= 133 MHz 	15369/CLKIN 34825/CLKIN	615 528	233 262	μs μs
	Delay from de-assertion of external PORESET to HRESET deassertion for loading RCW the I ² C interface • 33 MHz <= CLKIN < 44 MHz • 44 MHz <= CLKIN < 66 MHz • 66 MHz <= CLKIN < 100 MHz • 100 MHz <= CLKIN < 133 MHz	92545/CLKIN 107435/CLKIN 124208/CLKIN 157880/CLKIN	3702 2441 1882 1579	2103 1627 1242 1187	μs μs μs μs
3	Delay from HRESET deassertion to SRESET deassertion • REFCLK = 33 MHz to 133 MHz	16/CLKIN	640	120	ns
Note:	Timings are not tested, but are guaranteed by design.				





Figure 7. Timing for a Reset Configuration Write

See also Reset Errata for PLL lock and reset duration.



2.6.4 DDR SDRAM AC Timing Specifications

This section describes the AC electrical characteristics for the DDR SDRAM interface.

2.6.4.1 DDR SDRAM Input Timings

Table 20 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 2.5 V.

Table 20. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

Parameter	Symbol	Min	Мах	Unit
AC input low voltage	V _{IL}	_	MV _{REF} – 0.31	V
AC input high voltage	V _{IH}	MV _{REF} + 0.31	—	V
Note: At recommended operating conditions with V_{append} of 2.5 ± 5%.				

Table 21 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 1.8 V.

Table 21. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

Parameter	Symbol	Min	Мах	Unit
AC input low voltage	V _{IL}	_	MV _{REF} – 0.25	V
AC input high voltage	V _{IH}	MV _{REF} + 0.25	—	V
Note: At recommended operating conditions with V_{DDDDR} of 1.8 ± 5%.				

Table 22 provides the input AC timing specifications for the DDR SDRAM interface.

Table 22. DDR SDRAM Input AC Timing Specifications

Parameter	Symbol	Min	Max	Unit		
Controller Skew for MDQS—MDQ/MECC/MDM ¹	t _{CISKEW}					
• 400 MHz		-365	365	ps		
• 333 MHz		-390	390	ps		
• 266 MHz		-428	428	ps		
• 200 MHz		-490	490	ps		
Notes: 1. t _{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is						
captured with MDQS[n]. Subtract this value from the total timing budget.						
2 At recommended operating conditions with $V_{2,2,2,2}$ (1.8 V or 2.5 V) + 5%						

2. At recommended operating conditions with V_{DDDDR} (1.8 V or 2.5 V) \pm 5%

Figure 8 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).



Figure 8. Timing for t_{DDKHMH}





Figure 9. DDR SDRAM Output Timing



NP

2.6.5.5 Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section. Receiver input impedance shall result in a differential return loss better that 10 dB and a common mode return loss better than 6 dB from 100 MHz to 0.8 × baud frequency. This includes contributions from internal circuitry, the package, and any external components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is 100 Ω resistive for differential return loss and 25 Ω resistive for common mode.

<u>Ob anna tariatia</u>	Complexed	Ra	nge	11	Netes	
Characteristic	Min Max		Unit	Notes		
Differential Input Voltage	V _{IN}	200	1600	mV _{PP}	Measured at receiver	
Deterministic Jitter Tolerance	J _D	0.37		UI _{PP}	Measured at receiver	
Combined Deterministic and Random Jitter Tolerance	J _{DR}	0.55		UI _{PP}	Measured at receiver	
Total Jitter Tolerance	JT	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 13. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.	
Multiple Input Skew	S _{MI}		24	ns	Skew at the receiver input between lanes of a multilane link	
Bit Error Rate	BER		10 ⁻¹²			
Unit Interval	UI	800	800	ps	±100 ppm	

Table 32. Receiver AC Timing Specifications—1.25 GBaud

Table 33. Receiver AC Timing Specifications—2.5 GBaud

Ol anna tariatia	0 miliot	Rai	nge	1	Netez	
Characteristic	Symbol	Min	Max	Unit	NOTES	
Differential Input Voltage	V _{IN}	200	1600	mV _{PP}	Measured at receiver	
Deterministic Jitter Tolerance	J _D	0.37		UI _{PP}	Measured at receiver	
Combined Deterministic and Random Jitter Tolerance	J_{DR}	0.55		UI _{PP}	Measured at receiver	
Total Jitter Tolerance	JT	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 13. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.	
Multiple Input Skew	S _{MI}		24	ns	Skew at the receiver input between lanes of a multilane link	
Bit Error Rate	BER		10 ⁻¹²			
Unit Interval	UI	400	400	ps	±100 ppm	

rical Characteristics

		Ra	nge			
Characteristic	aracteristic Symbol Min Max		Unit	Notes		
Differential Input Voltage	V _{IN}	200	1600	mV _{PP}	Measured at receiver	
Deterministic Jitter Tolerance	J _D	0.37		UI _{PP}	Measured at receiver	
Combined Deterministic and Random Jitter Tolerance	J _{DR}	0.55		UI _{PP}	Measured at receiver	
Total Jitter Tolerance	JT	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 13. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.	
Multiple Input Skew	S _{MI}		22	ns	Skew at the receiver input between lanes of a multilane link	
Bit Error Rate	BER		10 ⁻¹²			
Unit Interval	UI	320	320	ps	±100 ppm	





Figure 13. Single Frequency Sinusoidal Jitter Limits



rical Characteristics

2.6.5.8 Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for template measurements is the continuous jitter test pattern (CJPAT) defined in Annex 48A of **IEEE** Std. 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 10^{-12} . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be 100 Ω resistive ±5% differential to 2.5 GHz.

2.6.5.9 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in Annex 48A of **IEEE** Std. 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 V differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of **IEEE** Std. 802.3ae.

2.6.5.10 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100 Ω resistive ±5% differential to 2.5 GHz.

2.6.5.11 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in **Section 2.6.5.9** and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in Figure 14 and Table 35. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 8.6 is then added to the signal and the test load is replaced by the receiver being tested.

2.6.6 PCI Timing

This section describes the general AC timing parameters of the PCI bus. Table 36 provides the PCI AC timing specifications.

Desemator	Cumhal	33 MHz		66	Unit	
Parameter	Symbol	Min	Max	Min	Max	Unit
Output delay	t _{PCVAL}	2.0	11.0	1.0	6.0	ns
High-Z to Valid Output delay	t _{PCON}	2.0	—	1.0	—	ns
Valid to High-Z Output delay	t _{PCOFF}	—	28	—	14	ns
Input setup	t _{PCSU}	7.0	—	3.0	—	ns
Input hold	t _{PCH}	0	_	0	_	ns

Table 36. PCI AC Timing Specifications



Electrical Characteristics

Table 36. PCI AC Timing Specifications (continued)

Parameter		Symbol	33	MHz	66 I	MHz	Unit	
		Symbol	Min	Max	Min	Max	Unit	
Notes:	1.	See the timing measurement cond	litions in the PC	CI 2.2 Local Bus	Specifications.			
	2.	All PCI signals are measured from	$0.5 \times V_{DDIO}$ of	the rising edge	of PCI_CLK_IN	V to $0.4 \times V_{DDIC}$	of the signal in	question for
		3.3-V PCI signaling levels.						
	3.	For purposes of active/float timing	measurements	s, the Hi-Z or off	f state is defined	d to be when the	e total current d	elivered
		through the component pin is less	than or equal to	o the leakage c	urrent specificat	tion.		
	4.	Input timings are measured at the	pin.	-				
	5.	The reset assertion timing require	ment for HRES	ET is in Table 1	9 and Figure 7			

Figure 15 provides the AC test load for the PCI.



Figure 15. PCI AC Test Load

Figure 16 shows the PCI input AC timing conditions.



Figure 16. PCI Input AC Timing Measurement Conditions

Figure 17 shows the PCI output AC timing conditions.



Figure 17. PCI Output AC Timing Measurement Condition



TDM Timing 2.6.7

Table 37. TDM Timing

Characteristic	Symbol	Expression	Min	Max	Units
TDMxRCLK/TDMxTCLK	t _{TDMC}	TC ¹	16	_	ns
TDMxRCLK/TDMxTCLK high pulse width	^t трмсн	$(0.5\pm0.1)\times TC^4$	7	_	ns
TDMxRCLK/TDMxTCLK low pulse width	t _{TDMCL}	$(0.5\pm0.1)\times TC^4$	7	_	ns
TDM receive all input setup time related to TDMxRCLK TDMxTSYN input setup time related to TDMxTCLK in TSO=0 mode	^t тDMVKH		3.6		ns
TDM receive all input hold time related to TDMxRCLK TDMxTSYN input hold time related to TDMxTCLK in TSO=0 mode	^t томхкн		1.9	_	ns
TDMxTCLK high to TDMxTDAT output active ²	t _{TDMDHOX}		2.5	_	ns
TDMxTCLK high to TDMxTDAT output valid ²	t _{TDMDHOV}		_	9.8	ns
All output hold time (except TDMxTSYN) ³	t _{TDMHOX}		2.5	_	ns
TDMxTCLK high to TDMxTDAT output high impedance ²	t _{TDMDHOZ}		-	9.8	ns
TDMxTCLK high to TDMxTSYN output valid ²	t _{TDMSHOV}		-	9.25	ns
TDMxTSYN output hold time ³	t _{TDMSHOX}		2.0	_	ns
Notes: 1. Values are based on a a maximum frequency of 62.5 MH	Iz. The TDM int	erface supports any	frequency be	elow 62.5 MI	Iz.

- Values are based on 20 pF capacitive load. 2.
- Values are based on 10 pF capacitive load. 3.
- 4. The expression is for common calculations only.

Figure 18 shows the TDM input AC timing.





For some TDM modes, receive data and receive sync are input on other pins. This timing is also valid for them. See Note: the MSC8144 Reference Manual.

Figure 19 shows TDMxTSYN AC timing in TSO=0 mode.





Figure 20 shows the TDM Output AC timing





Figure 20. TDM Output Signals

Note: For some TDM modes, transmit data is output on other pins. This timing is also valid for those pins. See the *MSC8144 Reference Manual*

2.6.8 UART Timing

Table 38. UART Timing

Characteristics	Symbol	Expression	Min	Max	Unit
URXD and UTXD inputs high/low duration	TUREFCLK	16 × T _{REFCLK}	160	—	ns
Note: $T_{UREFCLK} = T_{REFCLK}$ is guaranteed by design.					

Figure 21 shows the UART input AC timing



Figure 21. UART Input Timing

Figure 22 shows the UART output AC timing



Figure 22. UART Output Timing





Figure 30. SMII Mode Signal Timing

2.6.10.6 RGMII AC Timing Specifications

Table 45 presents the RGMII AC timing specifications for applications requiring an on-board delayed clock.

Table 45.	RGMII with	On-Board Delay	AC Timina	Specifications
10010 101		en beara bera	,	opoonioanono

		Parameter/Condition	Symbol	Min	Тур	Max	Unit
Data to clock output skew (at transmitter)				-0.5	—	0.5	ns
Data to clock input skew (at receiver) ²			t _{SKEWR}	0.9		2.6	ns
Notes:	1.	At recommended operating conditions with LV _{DD} of 2.5 V +/- 5%.					
2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.						ins is	
	3.	GCR4 should be programmed as 0x00001004.					

Table 46 presents the RGMII AC timing specification for applications required non-delayed clock on board.

Table 46. RGMII with No On-Board Delay AC Timing Specifications

Parameter/Condition				Min	Тур	Max	Unit
Data to clock output skew (at transmitter)				-2.6	—	-0.9	ns
Data to clock input skew (at receiver) ²			t _{SKEWR}	-0.5	_	0.5	ns
Notes: 1. At recommended operating conditions with LV _{DD} of 2.5 V +/- 5%. 2. This implies that PC board design will require clocks to be routed with no additional trace delay 3. GCR4 should be programmed as 0x0004C130.							



Figure 40 shows the test access port timing diagram



Figure 40. Test Access Port Timing

Figure 41 shows the TRST timing diagram.





3 Hardware Design Considerations

The following sections discuss areas to consider when the MSC8144 device is designed into a system.

3.1 Start-up Sequencing Recommendations

3.1.1 Power-on Sequence

Use the following guidelines for power-on sequencing:

- There are no dependencies in power-on/power-off sequence between V_{DDM3} and V_{DD} supplies.
- There are no dependencies in power-on/power-off sequence between RapidIO supplies: V_{DDSXC} , V_{DDSXP} , $V_{DDRIOPLL}$ and other MSC8144 supplies.
- V_{DDPLL} should be coupled with the V_{DD} power rail with extremely low impedance path.

External voltage applied to any input line must not exceed the related to this port I/O supply by more than 0.6 V at any time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for configuration purposes. This is an acceptable exception to the rule during start-up. However, each such input can draw up to 80 mA per input pin per MSC8144 device in the system during start-up. An assertion of the inputs to the high voltage level before power-up should be with slew rate less than 4 V/ns.

3.3 Clock and Timing Signal Board Layout Considerations

When laying out the system board, use the following guidelines:

- Keep clock and timing signal paths as short as possible and route with 50 Ω impedance.
- Use a serial termination resistor placed close to the clock buffer to minimize signal reflection. Use the following equation to compute the resistor value:

Rterm = Rim - Rbuf

where Rim = trace characteristic impedance

Rbuf = clock buffer internal impedance.

Note: See MSC8144 CLKIN and PCI_CLK_IN Board Layout (AN3440) for an example layout.

3.4 Connectivity Guidelines

Note: Although the package actually uses a ball grid array, the more conventional term pin is used to denote signal connections in this discussion.

First, select the pin multiplexing mode to allocate the required I/O signals. Then use the guidelines presented in the following subsections for board design and connections. The following conventions are used in describing the connectivity requirements:

- 1. GND indicates using a $10 \text{ k}\Omega$ pull-down resistor (recommended) or a direct connection to the ground plane. Direct connections to the ground plane may yield DC current up to 50mA through the I/O supply that adds to overall power consumption.
- 2. V_{DD} indicates using a 10 k Ω pull-up resistor (recommended) or a direct connection to the appropriate power supply. Direct connections to the supply may yield DC current up to 50mA through the I/O supply that adds to overall power consumption.
- 3. Mandatory use of a pull-up or pull-down resistor it is clearly indicated as "pull-up/pull-down".
- 4. NC indicates "not connected" and means do not connect anything to the pin.
- 5. The phrase "in use" indicates a typical pin connection for the required function.
- **Note:** Please see recommendations #1 and #2 as mandatory pull-down or pull-up connection for unused pins in case of subset interface connection.

3.4.1 DDR Memory Related Pins

This section discusses the various scenarios that can be used with DDR1 and DDR2 memory.

Note: For information about unused differential/non-differential pins in DDR1/DDR2 modes (that is, unused negative lines of strobes in DDR1), please refer to Table 51.

3.4.1.1 DDR Interface Is Not Used

Signal Name	Pin Connection
MDQ[0-31]	NC
MDQS[0-3]	NC
MDQS[0-3]	NC
MA[0-15]	NC
MCK[0-2]	NC
MCK[0-2]	NC
MCS[0-1]	NC

Table 51. Connectivity of DDR Related Pins When the DDR Interface Is Not Used



ware Design Considerations

3.4.6 TDM Interface Related Pins

Table 63 lists the board connections of the TDM pins when an entire specific TDM is not used. For multiplexing options that select a subset of a TDM interface, use the connections described in Table 63 for those signals that are not selected. Table 63 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Signal Name	Pin Connection
TDM x RCLK	GND
TDM x RDAT	GND
TDM x RSYN	GND
TDM x TCLK	GND
TDMT x DAT	GND
TDM x TSYN	GND
V _{DDIO}	3.3 V
 Notes: 1. x = {0, 1, 2,3, 4, 5, 6, 7} 2. In case of subset of TDM interface usage please make <i>MSC8144 Reference Manual</i> for details. 	e sure to disable unused TDM modules. See Chapter 20 , <i>TDM</i> , in the

Table 63. Connectivity of TDM Related Pins When TDM Interface Is Not Used

3.4.7 PCI Related Pins

Table 64 lists the board connections of the pins when PCI is not used. Table 64 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 64. Connectivit	y of PCI Related Pins Whe	n PCI Is Not Used
-----------------------	---------------------------	-------------------

Signal Name	Pin Connection
PCI_AD[0-31]	GND
PCI_CBE[0-3]	GND
PCI_CLK_IN	GND
PCI_DEVSEL	V _{DDIO}
PCI_FRAME	V _{DDIO}
PCI_GNT	V _{DDIO}
PCI_IDS	GND
PCI_IRDY	V _{DDIO}
PCI_PAR	GND
PCI_PERR	V _{DDIO}
PCI_REQ	NC
PCI_SERR	V _{DDIO}
PCI_STOP	V _{DDIO}
PCI_TRDY	V _{DDIO}
V _{DDIO}	3.3 V