
NXP USA Inc. - MSC8144TVT1000A Datasheet





Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Details	
Product Status	Obsolete
Туре	SC3400 Core
Interface	Ethernet, I ² C, SPI, TDM, UART, UTOPIA
Clock Rate	1GHz
Non-Volatile Memory	External
On-Chip RAM	10.5MB
Voltage - I/O	3.30V
Voltage - Core	1.00V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8144tvt1000a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Bottom View




Figure 4. MSC8144 FC-PBGA Package, Bottom View



1.2 Signal List By Ball Location

Table 1 presents the signal list sorted by ball number. The functionality of multi-functional (multiplexed) pins is separated for each mode. When designing a board, make sure that the reference supply for each signal is appropriately considered. The specified reference supply must be tied to the voltage level specified in this document if any of the related signal functions are used (active).

		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
A2	GND										GND
A3	GE2_RX_ER/PCI_AD31			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
A4	V _{DDGE2}										V _{DDGE2}
A5	GE2_RX_DV/PCI_AD30			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
A6	GE2_TD0/PCI_CBE0			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
A7	SRIO_IMP_CAL_RX										V _{DDSXC}
A8	Reserved ¹										_
A9	Reserved ¹										_
A10	Reserved ¹										_
A11	Reserved ¹										_
A12	SRIO_RXD0										V _{DDSXC}
A13	V _{DDSXC}										V _{DDSXC}
A14	SRIO_RXD1										V _{DDSXC}
A15	V _{DDSXC}										V _{DDSXC}
A16	SRIO_REF_CLK										V _{DDSXC}
A17	V _{DDRIOPLL}										GND _{RIOPLL}
A18	GND _{SXC}										GND _{SXC}
A19	SRIO_RXD2/ GE1_SGMII_RX		SG	MII suppo	rt on SER	DES is en	abled by I	Reset Con	ifiguration V	Vord	V _{DDSXC}
A20	V _{DDSXC}										V _{DDSXC}
A21	SRIO_RXD3/ GE2_SGMII_RX		SG	MII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration V	Vord	V _{DDSXC}
A22	V _{DDSXC}										V _{DDSXC}
A23	SRIO_IMP_CAL_TX										V _{DDSXP}
A24	MDQ28										V _{DDDDR}
A25	MDQ29										V _{DDDDR}
A26	MDQ30										V _{DDDDR}
A27	MDQ31										V _{DDDDR}
A28	MDQS3										V _{DDDDR}
B1	Reserved ¹										_
B2	GE2_TD1/PCI_CBE1			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
B3	GE2_TX_EN/PCI_CBE2			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
B4	GE_MDIO					Eth	ernet				V _{DDGE2}
B5	GND										GND
B6	GE_MDC					Eth	ernet				V _{DDGE2}
B7	GND _{SXC}										GND _{SXC}
B8	Reserved ¹										
B9	Reserved ¹										_

Table 1. Signal List by Ball Number



Ball		Power- On										
Number	Signal Name	Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply	
J8	V _{DDIO}										V _{DDIO}	
J9	V _{DD}										V _{DD}	
J10	GND										GND	
J11	V _{DD}										V _{DD}	
J12	GND										GND	
J13	V _{DD}										V _{DD}	
J14	GND										GND	
J15	GND										GND	
J16	GND										GND	
J17	V _{DD}										V _{DD}	
J18	GND										GND	
J19	V _{DD}										V _{DD}	
J20	GND										GND	
J21	GND										GND	
J22	GND										GND	
J23	GND										GND	
J24	V _{DDDDR}										V _{DDDDR}	
J25	GND										GND	
J26	V _{DDDDR}										V _{DDDDR}	
J27	GND										GND	
J28	V _{DDDDR}										V _{DDDDR}	
K1	Reserved ¹											
K2	Reserved ¹										_	
K3	Reserved ¹										_	
K4	Reserved ¹											
K5	V _{DDPLL2A}										V _{DDPLL2}	
K6	GND										GND	
K7	V _{DDPLL0A}										V _{DDPLL0}	
K8	V _{DDPLL1A}										V _{DDPLL1}	
K9	V _{DD}										V _{DD}	
K10	GND										GND	
K11	V _{DD}										V _{DD}	
K12	GND										GND	
K13	V _{DD}										V _{DD}	
K14	V _{DD}										V _{DD}	
K15	V _{DD}										V _{DD}	
K16	V _{DD}										V _{DD}	
K17	V _{DD}										V _{DD}	
K18	GND										GND	
K19	V _{DD}										V _{DD}	
K20	GND										GND	
K21	V _{DD}										V _{DD}	
K22	V _{DDDDR}	_								<u> </u>	V _{DDDDR}	



		Power-			V	O Multiple	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
K23	MBA2										V _{DDDDR}
K24	MA10										V _{DDDDR}
K25	MA12										V _{DDDDR}
K26	MA14										V _{DDDDR}
K27	MA4										V _{DDDDR}
K28	MV _{REF}										V _{DDDDR}
L1	Reserved ¹										_
L2	CLKOUT										V _{DDIO}
L3	TMR1/UTP_IR/PCI_CBE3/ GPIO17 ^{3, 6}		UTC	OPIA	TMR/ GPIO	UTOPIA	PCI		UTOPIA		V _{DDIO}
L4	TMR4/PCI_PAR/GPIO20 ^{3,} ⁶ / UTP_REOP			TIMEF	R/GPIO		PCI	Г	IMER/GPI	0	V _{DDIO}
L5	GND										GND
L6	TMR2/PCI_FRAME/ GPIO18 ^{3, 6}			TIMEF	R/GPIO		PCI	TIME	R/GPIO	UTOPIA	V _{DDIO}
L7	SCL/GPIO26 ^{3, 4, 6}					l ² C/	GPIO				V _{DDIO}
L8	UTXD/GPIO15/IRQ9 ^{3, 6}					UART/C	SPIO/IRQ				V _{DDIO}
L9	GND										GND
L10	V _{DD}										V _{DD}
L11	GND										GND
L12	V _{DD}										V _{DD}
L13	GND										GND
L14	V _{DD}										V _{DD}
L15	Reserved ¹										GND
L16	V _{DD}										V _{DD}
L17	GND										GND
L18	V _{DD}										V _{DD}
L19	GND										GND
L20	V _{DD}										V _{DD}
L21	GND										GND
L22	GND										GND
L23	MCKE1										V _{DDDDR}
L24	MA1										V _{DDDDR}
L25	V _{DDDDR}										V _{DDDDR}
L26	GND										GND
L27	V _{DDDDR}										V _{DDDDR}
L28	MCK1										V _{DDDDR}
M1	Reserved ¹										_
M2	TRST										V _{DDIO}
M3	EE0										V _{DDIO}
M4	EE1										V _{DDIO}
M5	UTP_RCLK/PCI_AD13		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
M6	UTP_RADDR0/PCI_AD7		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
M7	UTP_TD8/PCI_AD30		UTC	OPIA	PCI			UTOPIA			V _{DDIO}



						O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
M8	V _{DDIO}										V _{DDIO}
M9	V _{DD}										V _{DD}
M10	GND										GND
M11	V _{DD}										V _{DD}
M12	GND										GND
M13	V _{DD}										V _{DD}
M14	GND										GND
M15	V _{DD}										V _{DD}
M16	GND										GND
M17	V _{DD}										V _{DD}
M18	GND										GND
M19	V _{DD}										V _{DD}
M20	GND										GND
M21	V _{DD}										V _{DD}
M22	V _{DDDDR}										V _{DDDDR}
M23	MCS1										V _{DDDDR}
M24	MA13										V _{DDDDR}
M25	MA2										V _{DDDDR}
M26	MA0										V _{DDDDR}
M27	GND										GND
M28	MCK1										V _{DDDDR}
N1	Reserved ¹										_
N2	V _{DDIO}										V _{DDIO}
N3	TMS										V _{DDIO}
N4	UTP_RD10/PCI_AD14 ⁵		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
N5	V _{DDIO}					Power					V _{DDIO}
N6	UTP_RADDR1/PCI_AD8		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
N7	UTP_TD9/PCI_AD31		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
N8	TMR3/PCI_IRDY/GPIO19 ^{3,} ⁶ / UTP_TEOP			TIMEF	R/GPIO		PCI	TIMEI	R/GPIO	UTOPIA	V _{DDIO}
N9	GND										GND
N10	V _{DDM3}										V _{DDM3}
N11	V _{DD}										V _{DD}
N12	V _{DDM3}										V _{DDM3}
N13	V _{DD}										V_{DD}
N14	V _{DDM3}										V _{DDM3}
N15	V _{DD}										V_{DD}
N16	V _{DDM3}										V _{DDM3}
N17	V _{DD}										V_{DD}
N18	V _{DDM3}										V _{DDM3}
N19	V _{DD}										V _{DD}
N20	V _{DDM3}										V _{DDM3}
N21	GND										GND



		Power-			V	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
N22	GND										GND
N23	MODT1										V _{DDDDR}
N24	MCKE0										V _{DDDDR}
N25	V _{DDDDR}										V _{DDDDR}
N26	MA5										V _{DDDDR}
N27	MA6										V _{DDDDR}
N28	MA11										V _{DDDDR}
P1	Reserved ¹										
P2	TDI ⁵										V _{DDIO}
P3	UTP_RD11/PCI_AD15		UTC	OPIA	PCI		•	UTOPIA			V _{DDIO}
P4	GND										GND
P5	UTP_RADDR3/PCI_AD10		UTC	OPIA	PCI		•	UTOPIA			V _{DDIO}
P6	UTP_RADDR2/PCI_AD9		UTC	OPIA	PCI			UTOPIA	L.		V _{DDIO}
P7	PCI_GNT/GPIO29/IRQ7 ^{3.6}		GPIC	D/IRQ		PCI			GPIO/IRQ		V _{DDIO}
P8	PCI_STOP/GPIO30/IRQ2 ^{3,}		GPIC	D/IRQ		PCI			GPIO/IRQ		V _{DDIO}
P9	GND										GND
P10	GND										GND
P11	V _{DDM3}										V _{DDM3}
P12	GND										GND
P13	V _{DDM3}										V _{DDM3}
P14	GND										GND
P15	V _{DDM3}										V _{DDM3}
P16	GND										GND
P17	V _{DDM3}										V _{DDM3}
P18	GND										GND
P19	V _{DDM3}										V _{DDM3}
P20	GND										GND
P21	GND										GND
P22	V _{DDDDR}										V _{DDDDR}
P23	MCS0										V _{DDDDR}
P24	MRAS										V _{DDDDR}
P25	GND										GND
P26	V _{DDDDR}										V _{DDDDR}
P27	GND										GND
P28	MCK2										V _{DDDDR}
R1	Reserved ¹										_
R2	ТСК										V _{DDIO}
R3	TDO										V _{DDIO}
R4	UTP_RD12/PCI_AD16		UTC	OPIA	PCI		1	UTOPIA		I	V _{DDIO}
R5	UTP_RCLAV_PDRPA/ PCI_AD12			OPIA	PCI			UTOPIA			V _{DDIO}
R6	UTP_RADDR4/PCI_AD11		UTC	OPIA	PCI			UTOPIA			V _{DDIO}

Table 1. Signal List by Ball Number (continued)



		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
R7	V _{DDIO}										V _{DDIO}
R8	PCI_REQ					F	PCI				V _{DDIO}
R9	GND										GND
R10	GND										GND
R11	GND										GND
R12	GND										GND
R13	GND										GND
R14	GND										GND
R15	GND										GND
R16	GND										GND
R17	GND										GND
R18	GND										GND
R19	GND										GND
R20	GND										GND
R21	GND										GND
R22	GND										GND
R23	MODT0										V _{DDDDR}
R24	MDIC1										V _{DDDDR}
R25	MDIC0										V _{DDDDR}
R26	MCAS										V _{DDDDR}
R27	MWE										V _{DDDDR}
R28	MCK2										V _{DDDDR}
T1	Reserved ¹										_
T2	UTP_RPRTY/PCI_AD21		UTC	DPIA	PCI		•	UTOPIA		•	V _{DDIO}
Т3	UTP_RD13/PCI_AD17		UTC	OPIA	PCI			UTOPIA	L.		V _{DDIO}
T4	V _{DDIO}										V _{DDIO}
T5	UTP_RD14/PCI_AD18		UTC	DPIA	PCI		•	UTOPIA		•	V _{DDIO}
Т6	UTP_RD15/PCI_AD19		UTC	OPIA	PCI			UTOPIA	L.		V _{DDIO}
T7	PCI_TRDY					F	PCI				V _{DDIO}
Т8	PCI_DEVSEL/GPIO31/ IRQ3 ^{3, 6}		GPIC)/IRQ		PCI			GPIO/IRQ		V _{DDIO}
Т9	GND										GND
T10	GND										GND
T11	GND										GND
T12	GND										GND
T13	GND										GND
T14	GND										GND
T15	GND										GND
T16	GND		Ī							Ī	GND
T17	GND										GND
T18	GND										GND
T19	GND										GND
T20	GND										GND



		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
T21	GND										GND
T22	V _{DDDDR}										V _{DDDDR}
T23	GND										GND
T24	V _{DDDDR}										V _{DDDDR}
T25	GND										GND
T26	V _{DDDDR}										V _{DDDDR}
T27	GND										GND
T28	V _{DDDDR}										V _{DDDDR}
U1	Reserved ¹										_
U2	UTP_TCLK/PCI_AD29		UTC	OPIA	PCI		•	UTOPIA		•	V _{DDIO}
U3	UTP_TADDR4/PCI_AD27		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
U4	UTP_TADDR2					UT	OPIA				V _{DDIO}
U5	GND										GND
U6	UTP_REN/PCI_AD20		UTC	OPIA	PCI			UTOPIA		1	V _{DDIO}
U7	PCI_AD26					F	PCI				V _{DDIO}
U8	PCI_AD25					F	PCI				V _{DDIO}
U9	Reserved ¹										V _{DDIO}
U10	V _{DDM3}										V _{DDM3}
U11	GND										GND
U12	V _{DDM3}										V _{DDM3}
U13	GND										GND
U14	V _{DDM3}										V _{DDM3}
U15	GND										GND
U16	V _{DDM3}										V _{DDM3}
U17	GND										GND
U18	V _{DDM3}										V _{DDM3}
U19	GND										GND
U20	V _{DDM3}										V _{DDM3}
U21	GND										GND
U22	GND										GND
U23	MDQ7										V _{DDDDR}
U24	MDQ3										V _{DDDDR}
U25	MDQ4										V _{DDDDR}
U26	MDQ5										V _{DDDDR}
U27	MDQ1										V _{DDDDR}
U28	MDQ0										V _{DDDDR}
V1	Reserved ¹										אטעטט •
V2	UTP_TD10/PCI_CBE0		UTC) DPIA	PCI		1	UTOPIA	<u> </u>	1	V _{DDIO}
V2 V3	UTP_TADDR3			1	1 1 0	і — — — — — — — — — — — — — — — — — — —	OPIA				V _{DDIO}
V3 V4	UTP_TD1/PCI_PERR			OPIA	P	CI			OPIA		V _{DDIO}
V4 V5	UTP_TADDR0/PCI_AD23				PCI		1	UTOPIA			V _{DDIO}
V5 V6	UTP_TADDR0/PCI_AD23				PCI			UTOPIA			
V0 V7	UTP_TCLAV/PCI_AD28				PCI			UTOPIA			V _{DDIO} V _{DDIO}

Table 1. Signal List by Ball Number (continued)

rical Characteristics

2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC8144 Reference Manual*.

2.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC8144.

Rating	Symbol	Value	Unit
Core supply voltage	V _{dd}	-0.3 to 1.1	V
PLL supply voltage ³	V _{DDPLL0} V _{DDPLL1} V _{DDPLL2}	-0.3 to 1.1	V
M3 memory Internal voltage	V _{DDM3}	-0.3 to 1.32	V
DDR memory supply voltage • DDR mode • DDR2 mode	V _{DDDDR}	-0.3 to 2.75 -0.3 to 1.98	V V
DDR reference voltage	MV _{REF}	–0.3 to 0.51 \timesV_{DDDDR}	V
Input DDR voltage	V _{INDDR}	–0.3 to V _{DDDDR} + 0.3	V
Ethernet 1 I/O voltage	V _{DDGE1}	-0.3 to 3.465	V
Input Ethernet 1 I/O voltage	V _{INGE1}	–0.3 to V _{DDGE1} + 0.3	V
Ethernet 2 I/O voltage	V _{DDGE2}	-0.3 to 3.465	V
Input Ethernet 2I/O voltage	V _{INGE2}	-0.3 to V _{DDGE2} + 0.3	V
I/O voltage excluding Ethernet, DDR, M3, and RapidIO lines	V _{DDIO}	-0.3 to 3.465	V
Input I/O voltage	V _{INIO}	–0.3 to V _{DDIO} + 0.3	V

Table 2. Absolute Maximum Ratings



Rating	Symbol	Value	Unit
M3 memory I/O and M3 memory charge pump voltage	V _{DDM3IO} V _{25M3}	-0.3 to 2.75	V
Input M3 memory I/O voltage	V _{INM3IO}	-0.3 to V _{DDM3IO} + 0.3	V
Rapid I/O C voltage	V _{DDSXC}	-0.3 to 1.21	V
Rapid I/O P voltage	V _{DDSXP}	-0.3 to 1.26	V
Rapid I/O PLL voltage	V _{DDRIOPLL}	-0.3 to 1.21	V
Operating temperature	TJ	-40 to 105	°C
Storage temperature range	T _{STG}	-55 to +150	°C

Table 2. Absolute Maximum Ratings

2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.

3. PLL supply voltage is specified at input of the filter and not at pin of the MSC8144 (see Figure 43)

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Rating	Symbol	Min	Nominal	Мах	Unit
Core supply voltage • 800 MHz (VT, SVT, TVT) and 1000 MHz (VT)	V _{DD}	0.97	1.0	1.05	V
• 1000 MHz (SVT, TVT)		0.97	1.0	1.03	V
PLL supply voltage • 800 MHz (VT, SVT, TVT) and 1000 MHz (VT)	V _{DDPLL0} V _{DDPLL1} V _{DDPLL2}	0.97	1.0	1.05	V
• 1000 MHz (SVT, TVT)	DDFLLZ	0.97	1.0	1.03	V
M3 memory Internal voltage	V _{DDM3}	1.213	1.25	1.313	V
DDR memory supply voltage DDR mode DDR2 mode 	V _{DDDDR}	2.375 1.71	2.5 1.8	2.625 1.89	V V
DDR reference voltage	MV _{REF}	$0.49 \times V_{DDDDR}$ (nom)	$0.5 \times V_{DDDDR}$ (nom)	$0.51 \times V_{DDDDR}$ (nom)	V
Ethernet 1 I/O voltage • 2.5 V mode • 3.3 V mode	V _{DDGE1}	2.375 3.135	2.5 3.3	2.625 3.465	V V
Ethernet 2 I/O voltage • 2.5 V mode • 3.3 V mode	V _{DDGE2}	2.375 3.135	2.5 3.3	2.625 3.465	V V
I/O voltage excluding Ethernet, DDR, M3, and RapidIO lines	V _{DDIO}	3.135	3.3	3.465	V
M3 memory I/O and M3 charge pump voltage	V _{DDM3IO} V _{25M3}	2.375	2.5	2.625	V
Rapid I/O C voltage	V _{DDSXC}	0.97	1.0	1.05	V
Rapid I/O P voltage • Short run (haul) mode • Long run (haul) mode	V _{DDSXP}	0.97 1.14	1.0 1.2	1.05 1.26	V V
Rapid I/O PLL voltage	V _{DDRIOPLL}	0.97	1.0	1.05	V
Operating temperature range: • Standard (VT) • Intermediate (SVT) • Extended (TVT)	T _J T _J T _A T _I	0 0 40		90 105 — 105	ວ° ວິ ວິ
Note: PLL supply voltage is sp	J	he filter and not at pin of the	ne MSC8144 (see Figure		-

Table 3. Recommended Operating Conditions



rical Characteristics

2.5.6 ATM/UTOPIA/POS DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V _{DDIO}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA
Signal low input current, V _{IL} = 0.4 V ¹	ΙL	-30	30	μA
Signal high input current, $V_{IH} = 2.4 V^1$	Ι _Η	-30	30	μΑ
Output high voltage, I _{OH} = -4 mA	V _{OH}	2.4	3.465	V
Output low voltage, I _{OL} = 4 mA	V _{OL}	_	0.5	V
Notes: 1. Not tested. Guaranteed by design.	÷	•	*	

2.5.7 SPI DC Electrical Characteristics

Table 14 provides the SPI DC electrical characteristics.

Table 14. SPI DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input current	I _{IN}		30	μΑ
Output high voltage, I _{OH} = -4.0 mA	V _{OH}	2.4	_	V
Output low voltage, I _{OL} = 4.0 mA	V _{OL}	_	0.5	V

2.5.8 GPIO, UART, TIMER, EE, STOP_BS, I²C, IRQn, NMI_OUT, INT_OUT, CLKIN, JTAG Ports DC Electrical Characteristics

Table 15. GPIO, UART, Timer, EE, STOP_BS, I²C, IRQn, NMI_OUT, INT_OUT, CLKIN, and JTAG Port¹ DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit			
Supply voltage 3.3 V	V _{DDIO}	3.135	3.465	V			
Input high voltage	V _{IH}	2.0	3.465	V			
Input low voltage	V _{IL}	-0.3	0.8	V			
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μΑ			
Tri-state (high impedance off state) leakage current, V_{IN} = supply voltage	I _{OZ}	-30	30	μΑ			
Signal low input current, $V_{IL} = 0.4 V^2$	١	-30	30	μΑ			
Signal high input current, V _{IH} = 2.0 V ²	Ι _Η	-30	30	μΑ			
Output high voltage, I _{OH} = -2 mA, except open drain pins	V _{OH}	2.4	3.465	V			
Output low voltage, I _{OL} = 3.2 mA	V _{OL}	_	0.4	V			
Notes: 1. This does not include TDI and TMS, which have internal pullup resistors. 2. Not tested. Guaranteed by design.							



rical Characteristics

2.6.4.2 DDR SDRAM Output AC Timing Specifications

Table 23 provides the output AC timing specifications for the DDR SDRAM interface.

Parameter	Symbol ¹	Min	Max	Unit
MCK[n] cycle time, (MCK[n]/MCK[n] crossing) ²	t _{MCK}	5	10	ns
ADDR/CMD output setup with respect to MCK ³	t _{DDKHAS}			
• 400 MHz	DDI(17)	1.95	_	ns
• 333 MHz		2.40	_	ns
266 MHz		3.15	_	ns
• 200 MHz		4.20	_	ns
ADDR/CMD output hold with respect to MCK ³	t _{DDKHAX}			
• 400 MHz	DDRHAX	1.85	_	ns
• 333 MHz		2.40	_	ns
• 266 MHz		3.15	_	ns
• 200 MHz		4.20	_	ns
MCSn output setup with respect to MCK ³	t _{DDKHCS}			
• 400 MHz	DDKHC3	1.95	_	ns
• 333 MHz		2.40	_	ns
• 266 MHz		3.15	_	ns
• 200 MHz		4.20	_	ns
MCSn output hold with respect to MCK ³	tDDKHCX			
• 400 MHz	JUNUCY	1.95	_	ns
• 333 MHz		2.40	_	ns
• 266 MHz		3.15	_	ns
• 200 MHz		4.20	_	ns
MCK to MDQS Skew ⁴	t _{DDKHMH}	-0.6 0.6		ns
MDQ/MECC/MDM output setup with respect to MDQS ⁵	t _{DDKHDS} ,			
• 400 MHz	t _{DDKLDS}	700	_	ps
• 333 MHz	DDKLDS	900	_	ps
• 266 MHz		1100	_	ps
• 200 MHz		1200	_	ps
MDQ/MECC/MDM output hold with respect to MDQS ⁵	t _{DDKHDX,}			
• 400 MHz	t _{DDKLDX}	700	_	ps
• 333 MHz	DDRLDA	900	_	ps
• 266 MHz		1100	_	ps
• 200 MHz		1200	_	ps
MDQS preamble start ⁶	t _{DDKHMP}	$-0.5 imes t_{MCK} - 0.6$	$-0.5 \times t_{MCK}$ +0.6	ns
MDQS epilogue end ⁶		-0.6	0.6	ns
Notes: 1. The symbols used for timing specifications follow	the pattern of t _{(first two}	b letters of functional block)(signal)(state) (reference)(state)	ate) for
inputs and t _(first two letters of functional block) (reference)((DD) from the rising or falling edge of the reference)	ce clock (KH or KL) u	ntil the output went inv	alid (AX or DX). For ex	kample,
t _{DDKHAS} symbolizes DDR timing (DD) for the time				
(A) are setup (S) or output valid time. Also, t _{DDKLI}		• • •	MCK memory clock re	sierence
 (K) goes low (L) until data outputs (D) are invalid All MCK/MCK referenced measurements are made 			V	
	<u> </u>	v		tho
ADDR/CMD setup and hold specifications, it is as				
1/2 applied cycle.				
 Note that t_{DDKHMH} follows the symbol conventions 	s described in note 1.	For example, t _{DDKHMH}	describes the DDR tin	ning (DD

Table 23. DDR SDRAM Output AC Timing Specifications

4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. This will typically be set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the *MSC8144 Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.

Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.

6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.

7. At recommended operating conditions with V_DDDDR (1.8 V or 2.5 V) \pm 5%.



Using these waveforms, the definitions are as follows:

- 1. The transmitter output signals and the receiver input signals TD, $\overline{\text{TD}}$, RD and $\overline{\text{RD}}$ each have a peak-to-peak voltage (V_{PP}) swing of A B.
- 2. The differential output signal of the transmitter, V_{OD} , is defined as $V_{TD} V_{\overline{TD}}$.
- 3. The differential input signal of the receiver, V_{ID} , is defined as $V_{RD} V_{\overline{RD}}$.
- 4. The differential output signal of the transmitter and the differential input signal of the receiver each range from A B to -(A B).
- 5. The peak value of the differential transmitter output signal and the differential receiver input signal is A B.
- 6. The value of the differential transmitter output signal and the differential receiver input signal is $2 \times (A B) V_{PP}$.

To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and $\overline{\text{TD}}$, has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of the signals TD and $\overline{\text{TD}}$ is 500 mV_{PP}. The differential output signal ranges between 500 mV and -500 mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mV_{PP}.

Note: AC electrical specifications are given for transmitter and receiver. Long run and short run interfaces at three baud rates (a total of six cases) are described. The parameters for the AC electrical specifications are guided by the XAUI electrical interface specified in Clause 47 of IEEE[™] Std 802.3ae-2002[™]. XAUI has similar application goals to serial RapidIO. The goal of this standard is that electrical designs for serial RapidIO can reuse electrical designs for XAUI, suitably modified for applications at the baud intervals and reaches described herein.

2.6.5.3 Equalization

With the use of high speed serial links, the interconnect media will cause degradation of the signal at the receiver. Effects such as Inter-Symbol Interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are:

- A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.
- The use of active circuits in the receiver. This is often referred to as adaptive equalization.

2.6.5.4 Transmitter Specifications

LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section. The differential return loss, S11, of the transmitter in each case shall be better than

- -10 dB for (baud frequency)/10 < freq(f) < 625 MHz, and
- $-10 \text{ dB} + 10\log(f/625 \text{ MHz}) \text{ dB}$ for $625 \text{ MHz} \le \text{freq}(f) \le \text{baud}$ frequency

The reference impedance for the differential return loss measurements is 100Ω resistive. Differential return loss includes contributions from internal circuitry, packaging, and any external components related to the driver. The output impedance requirement applies to all valid output levels. It is recommended that the 20–80% rise/fall time of the transmitter, as measured at the transmitter output, have a minimum value 60 ps in each case. It is also recommended that the timing skew at the output of an LP-Serial transmitter between the two signals comprising a differential pair not exceed 25 ps at 1.25 GB, 20 ps at 2.50 GB, and 15 ps at 3.125 GB.

Characteristic	Construct	Range		11	Nata
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	500	1000	mV _{PP}	
Deterministic Jitter	J _D		0.17	UI _{PP}	
Total Jitter	J _T		0.35	UI _{PP}	

Table 25. Short Run Transmitter AC Timing Specifications—1.25 GBaud



rical Characteristics

Table 25. Short Run Transmitter AC Timing Specifications—1.25 GBaud (continued)

Characteristic	Symbol	Range		11:0:4	Netco
Characteristic	Symbol	Min	Max	Unit	Notes
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	±100 ppm

Table 26. Short Run Transmitter AC Timing Specifications—2.5 GBaud

Characteristic	Range Unit Notes		Natas		
Characteristic	Symbol	Min	Max	Unit	NOTES
Output Voltage	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	500	1000	mV _{PP}	
Deterministic Jitter	J _D		0.17	UI _{PP}	
Total Jitter	J _T		0.35	UI _{PP}	
Multiple Output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	400	400	ps	±100 ppm

Table 27. Short Run Transmitter AC Timing Specifications—3.125 GBaud

Chanastanistia	Complete	Range		11	Netes
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	500	1000	mV _{PP}	
Deterministic Jitter	J _D		0.17	UI _{PP}	
Total Jitter	J _T		0.35	UI _{PP}	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	320	320	ps	±100 ppm

Table 28. Long Run Transmitter AC Timing Specifications—1.25 GBaud

Channa taniatia	Cumple of	Range		11	Natas
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	800	1600	mV _{PP}	
Deterministic Jitter	J _D		0.17	UI _{PP}	
Total Jitter	J _T		0.35	UI _{PP}	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	±100 ppm






Figure 24. MII Management Interface Timing

2.6.10.2 MII Transmit AC Timing Specifications

Table 41 provides the MII transmit AC timing specifications.

Table 41	MII	Transmit AC	Timing	Specifications
----------	-----	--------------------	---------------	----------------

		Parameter/Condition	Symbol ¹	Min	Max	Unit
TX_CLK	to M	II data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	0	25	ns
Notes: 1. Typical TX_CLK period (t _{MTX}) for 10 Mbps is 400 ns and for 100 Mbps is 40 ns. 2. Program GCR4 as 0x00030CC3.						

Figure 25 shows the MII transmit AC timing diagram.




Figure 25. MII Transmit AC Timing

2.6.10.3 MII Receive AC Timing Specifications

Table 42 provides the MII receive AC timing specifications.

Parameter/Condition	Symbol ¹	Min	Max	Unit
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK		10.0		ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK		2	_	ns
Notes: 1. Typical RX_CLK period (t _{MRX}) for 10 Mbps is 400 ns and for 100 Mbps is 40 ns. 2. Program GCR4 as 0x00030CC3.				



2.6.11 ATM/UTOPIA/POS Timing

Table 47 provides the ATM/UTOPIA/POS input and output AC timing specifications.

Characteristic	Symbol	Min	Max	Unit
Outputs—External clock delay	t _{UEKHOV}	1	9	ns
Outputs—External clock High Impedance ¹	t _{UEKHOX}	1	9	ns

tUEIVKH

t_{UEIXKH}

Table 47. ATM/UTOPIA/POS AC Timing (External Clock) Specifications

Notes: 1. Not tested. Guaranteed by design.

Inputs-External clock input setup time

Inputs-External clock input hold time

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are
measured at the pin. Although the specifications generally reference the rising edge of the clock, these AC timing diagrams
also apply when the falling edge is the active edge.

4

1

Figure 32 provides the AC test load for the ATM/UTOPIA/POS.




Figure 32. ATM/UTOPIA/POS AC Test Load

Figure 33 shows the ATM/UTOPIA/UTOPIA timing with external clock.




Figure 33. ATM/UTOPIAPOS AC Timing (External Clock)

ns

ns



Table 52. Connectivity of DDR Related Pins When Using 16-bit DDR Memory Only (continued)

Signal Name Pin connection	
MWE	in use
MV _{REF}	1/2*V _{DDDDR}
V _{DDDDR}	2.5 V or 1.8 V

3.4.1.3 ECC Unused Pin Connections

When the error code corrected mechanism is not used in any 32- or 16-bit DDR configuration, refer to Table 53 to determine the correct pin connections.

Table 53. Connectivity of Unused ECC Mechanism Pins

Signal Name	Pin connection
MECC[0-7]	pull-up to V _{DDDDR}
ECC_MDM	NC
ECC_MDQS	pull-down to GND
ECC_MDQS	pull-up to V _{DDDDR}

3.4.2 Serial RapidIO Interface Related Pins

3.4.2.1 Serial RapidIO interface Is Not Used

Table 54. Connectivity of Serial RapidIO Interface Related Pins When the RapidIO Interface Is Not Used

Signal Name	Pin Connection
SRIO_IMP_CAL_RX	GND
SRIO_IMP_CAL_TX	GND
SRIO_REF_CLK	GND
SRIO_REF_CLK	GND
SRIO_RXD[0-3]	GND
SRIO_RXD[0-3]	GND
SRIO_TXD[0-3]	NC
SRIO_TXD[0-3]	NC
VDDRIOPLL	GND
GND _{RIOPLL}	GND
GND _{SXP}	GND
GND _{SXC}	GND
V _{DDSXP}	GND
V _{DDSXC}	GND



Table 60. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required (continued)

Signal Name	Pin Connection
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_TX	NC
GE2_SGMII_TX	NC
GE2_TCK	NC
GE2_TD[0-3]	NC
GE2_TX_EN	NC

3.4.4.3 GE1 and GE2 Management Pins

GE_MDC and GE_MDIO pins should be connected as required by the specified protocol. If neither GE1 nor GE2 is used (that is, V_{DDGE2} is connected to GND), Table 61 lists the recommended management pin connections.

Table 61. Connectivity of GE Management Pins When GE1 and GE2 Are Not Used

Signal Name	Pin Connection
GE_MDC	NC
GE_MDIO	NC

3.4.5 UTOPIA/POS Related Pins

Table 62 lists the board connections of the UTOPIA/POS pins when the entire UTOPIA/POS interface is not used or subset of UTOPIA/POS interface is used. For multiplexing options that select a subset of the UTOPIA/POS interface, use the connections described in Table 62 for those signals that are not selected. Table 62 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 62. Connectivity of UTOPIA/POS Related Pins When UTOPIA/POS Interface Is Not Used

Signal Name	Pin Connection
UTP_IR	GND
UTP_RADDR[0-4]	V _{DDIO}
UTP_RCLAV_PDRPA	NC
UTP_RCLK	GND
UTP_RD[0-15]	GND
UTP_REN	V _{DDIO}
UTP_RPRTY	GND
UTP_RSOC	GND
UTP_TADDR[0-4]	V _{DDIO}
UTP_TCLAV	NC
UTP_TCLK	GND
UTP_TD[0–15]	NC
UTP_TEN	V _{DDIO}
UTP_TPRTY	NC
UTP_TSOC	NC
V _{DDIO}	3.3 V



3.4.8 Miscellaneous Pins

Table 65 lists the board connections for the pins if they are not required by the system design. Table 65 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Signal Name	Pin Connection	
CLKOUT	NC	
EEO	GND	
EE1	NC	
GPIO[0-31]	GND	
SCL	See the GPIO connectivity guidelines in this table.	
SDA	See the GPIO connectivity guidelines in this table.	
INT_OUT	NC	
IRQ[0–15]	See the GPIO connectivity guidelines in this table.	
NMI	V _{DDIO}	
NMI_OUT	NC	
RC[0–16]	GND	
RC_LDF	NC	
STOP_BS	GND	
ТСК	GND	
TDI	GND	
TDO	NC	
TMR[0-4]	See the GPIO connectivity guidelines in this table.	
TMS	GND	
TRST	GND	
URXD	See the GPIO connectivity guidelines in this table.	
UTXD	See the GPIO connectivity guidelines in this table.	
V _{DDIO}	3.3 V	
Note: When using I/O multiplexing mode 5 or 6, tie the TDM7TSYN/PCI_AD4 signal (ball number AC9) to GND.		

Note: For details on configuration, see the *MSC8144 Reference Manual*. For additional information, refer to the *MSC8144 Design Checklist* (AN3202).



sion History

7 Revision History

Table 66 provides a revision history for this data sheet.

Table 66. Document Revision History

Rev.	Date	Description
0	Feb. 2007	Initial public release.
1	Apr. 2007	 Adds new I/O multiplexing mode 7 that supports POS functionality. Updates reference voltage supply for pins G5, H7, and H8 in Table 1. Updates start-up timing recommendations with regard to TRST and M3_RESET in Section 2.7.1. Adds input clock duty cycles in Table 20. Updates PCI AC timings in Table 41. Removes UTOPIA internal clock specifications in Table 52. Updates JTAG timings in Table 56. Clarifies connectivity guidelines for Ethernet pins in Section 3.3.4. Miscellaneous pin connectivity guidelines were updated in Table 71. Updates name of core subsystem reference manual.
2	June 2007	 Corrected AA4 definition in Table 1. Changed TDM5TD3 to correct name TDM5TDAT. Removed Figure 35 because the device does not support UTOPIA using an internal clock. Renumbered subsequent figures. Removed Section 3.5 <i>Thermal Considerations</i>. To be replaced with an application note.
3	Sep 2007	 Updated M3 voltage range in Table 3. Changed note in Table 7 for PLL power supplies. DDR voltage designator changed from V_{DD} to V_{DDDDR} in Table 8, Table 10, Section 2.7.4.1, Section 2.7.4.2, and Figure 11. Changed range on I_{OZ} in Table 8 and Table 10. Deleted text before Table 13 and added note 2 to input pin capacitance. Deleted text before Table 14, added a 1 to the note, and added note 1 to input pin capacitance. Deleted text before Table 14, added a 1 to the note, and added note 1 to input pin capacitance. Deleted text before nable 14, added a 1 to the note, and added note 1 to input pin capacitance. Deleted text before new Section 2.6.5.1. Added a 1 to the note in Table 15 and added note 1 to input pin capacitance. Deleted ac voltage rows from Table 16. Added note 1 to input pin capacitance. Deleted ac voltage rows from Table 16. Added note 1 to input pin capacitance. Changed output high and low voltage levels in Table 17 and Table 18. Deleted text before Table 19. Added clock skew ranges in percent in Table 21. Changed V_{DD} to V_{DDIO} in Table 26. Changed V_{DD} to V_{DDEGE} in Figure 27 and Figure 30. Changed the value of the data to clock out skew in Table 51. Changed the value of the data to clock out skew in Table 51. Changed the value of the data to clock out skew in Table 51. Changed the head for the JTAG timing section, now Section 2.7.15. Updated JTAG timing for TCK cycle time, TCK high phase, and boundary scan input data hold time in Table 56. Added new Section 3.3 with guidelines for board layout for clock and timing signals. Renumbered subsequent sections.
4	Sep 2007	 Changed leakage current values in Table 13, Table 14, Table 11, Table 16, Table 17, Table 18, and Table 19 from -10 and 10 μa to -30 and 30 μa. Change the minimum value of t_{MDDVKH} in Table 45 from 5 ns to 7 ns. Updated note 1 in Table 45.
5	Oct 2007	 Corrected column numbering in Figure 3 and Figure 4. Updated SPI signal names in Table 1.
6	Oct 2007	Updated SPI signal names in Table 1.