
NXP USA Inc. - <u>MSC8144VT1000B Datasheet</u>





Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Detuns	
Product Status	Obsolete
Туре	SC3400 Core
Interface	Ethernet, I ² C, SPI, TDM, UART, UTOPIA
Clock Rate	1GHz
Non-Volatile Memory	External
On-Chip RAM	10.5MB
Voltage - I/O	3.30V
Voltage - Core	1.00V
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8144vt1000b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Ball		Power- On									Def
Number	Signal Name	Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
J8	V _{DDIO}										V _{DDIO}
J9	V _{DD}										V _{DD}
J10	GND										GND
J11	V _{DD}										V _{DD}
J12	GND										GND
J13	V _{DD}										V _{DD}
J14	GND										GND
J15	GND										GND
J16	GND										GND
J17	V _{DD}										V _{DD}
J18	GND										GND
J19	V _{DD}										V _{DD}
J20	GND										GND
J21	GND										GND
J22	GND										GND
J23	GND										GND
J24	V _{DDDDR}										V _{DDDDR}
J25	GND										GND
J26	V _{DDDDR}										V _{DDDDR}
J27	GND										GND
J28	V _{DDDDR}										V _{DDDDR}
K1	Reserved ¹										
K2	Reserved ¹										_
K3	Reserved ¹										_
K4	Reserved ¹										
K5	V _{DDPLL2A}										V _{DDPLL2}
K6	GND										GND
K7	V _{DDPLL0A}										V _{DDPLL0}
K8	V _{DDPLL1A}										V _{DDPLL1}
K9	V _{DD}										V _{DD}
K10	GND										GND
K11	V _{DD}										V _{DD}
K12	GND										GND
K13	V _{DD}										V _{DD}
K14	V _{DD}										V _{DD}
K15	V _{DD}										V _{DD}
K16	V _{DD}										V _{DD}
K17	V _{DD}										V _{DD}
K18	GND										GND
K19	V _{DD}										V _{DD}
K20	GND										GND
K21	V _{DD}										V _{DD}
K22	V _{DDDDR}	_								<u> </u>	V _{DDDDR}



		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
T21	GND										GND
T22	V _{DDDDR}										V _{DDDDR}
T23	GND										GND
T24	V _{DDDDR}										V _{DDDDR}
T25	GND										GND
T26	V _{DDDDR}										V _{DDDDR}
T27	GND										GND
T28	V _{DDDDR}										V _{DDDDR}
U1	Reserved ¹										_
U2	UTP_TCLK/PCI_AD29		UTC	OPIA	PCI		•	UTOPIA		•	V _{DDIO}
U3	UTP_TADDR4/PCI_AD27		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
U4	UTP_TADDR2					UT	OPIA				V _{DDIO}
U5	GND										GND
U6	UTP_REN/PCI_AD20		UTC	OPIA	PCI			UTOPIA		1	V _{DDIO}
U7	PCI_AD26					F	PCI				V _{DDIO}
U8	PCI_AD25			PCI						V _{DDIO}	
U9	Reserved ¹										V _{DDIO}
U10	V _{DDM3}										V _{DDM3}
U11	GND										GND
U12	V _{DDM3}										V _{DDM3}
U13	GND										GND
U14	V _{DDM3}										V _{DDM3}
U15	GND										GND
U16	V _{DDM3}										V _{DDM3}
U17	GND										GND
U18	V _{DDM3}										V _{DDM3}
U19	GND										GND
U20	V _{DDM3}										V _{DDM3}
U21	GND										GND
U22	GND										GND
U23	MDQ7										V _{DDDDR}
U24	MDQ3										V _{DDDDR}
U25	MDQ4										V _{DDDDR}
U26	MDQ5										V _{DDDDR}
U27	MDQ1										V _{DDDDR}
U28	MDQ0										V _{DDDDR}
V1	Reserved ¹										אטעטט •
V2	UTP_TD10/PCI_CBE0		UTC) DPIA	PCI		1	UTOPIA	<u> </u>	1	V _{DDIO}
V2 V3	UTP_TADDR3				1 1 0	і — — — — — — — — — — — — — — — — — — —	OPIA				V _{DDIO}
V3 V4	UTP_TD1/PCI_PERR			OPIA	P	CI			OPIA		V _{DDIO}
V4 V5	UTP_TADDR0/PCI_AD23				PCI		1	UTOPIA			V _{DDIO}
V5 V6	UTP_TADDR0/PCI_AD23				PCI			UTOPIA			
V0 V7	UTP_TCLAV/PCI_AD28				PCI			UTOPIA			V _{DDIO} V _{DDIO}

Table 1. Signal List by Ball Number (continued)



		Power- I/O Multiplexing Mode ²									
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
V8	V _{DDIO}										V _{DDIO}
V9	Reserved ¹										V _{DDIO}
V10	GND										GND
V11	V _{DDM3}										V _{DDM3}
V12	GND										GND
V13	V _{DDM3}										V _{DDM3}
V14	GND										GND
V15	V _{DDM3}										V _{DDM3}
V16	GND										GND
V17	V _{DDM3}										V _{DDM3}
V18	GND										GND
V19	V _{DDM3}										V _{DDM3}
V20	GND										GND
V21	GND										GND
V22	V _{DDDDR}										V _{DDDDR}
V23	MDQ2										V _{DDDDR}
V24	V _{DDDDR}										V _{DDDDR}
V25	MDQ6										V _{DDDDR}
V26	GND										GND
V27	V _{DDDDR}										V _{DDDDR}
V28	MDQS0										V _{DDDDR}
W1	Reserved ¹										_
W2	UTP_TD12/PCI_CBE2		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
W3	UTP_TD11/PCI_CBE1		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
W4	V _{DDIO}										V _{DDIO}
W5	GND										GND
W6	UTP_TD15/PCI_IRDY		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
W7	UTP_TD0/PCI_SERR		UTC	OPIA	Р	PCI UTOPIA					V _{DDIO}
W8	UTP_RSOC/PCI_AD22		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
W9	Reserved ¹										V _{DDIO}
W10	V _{DDM3}										V _{DDM3}
W11	GND										GND
W12	V _{25M3}										V _{25M3}
W13	GND										GND
W14	V _{DDM3}										V _{DDM3}
W15	V _{25M3}										V _{25M3}
W16	V _{DDM3}										V _{DDM3}
W17	GND										GND
W18	V _{25M3}									1	V _{25M3}
W19	GND									1	GND
W20	V _{DDM3}										V _{DDM3}
W21	GND										GND
W22	GND										GND



		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AB19	V _{DDM3}										V _{DDM3}
AB20	GND										GND
AB21	GND										GND
AB22	V _{DDDDR}										V _{DDDDR}
AB23	MECC7										V _{DDDDR}
AB24	MECC1										V _{DDDDR}
AB25	MECC4										V _{DDDDR}
AB26	MECC5										V _{DDDDR}
AB27	MECC2										V _{DDDDR}
AB28	ECC_MDQS										V _{DDDDR}
AC1	Reserved ¹										_
AC2	UTP_RD9/RC13	RC13		UTOPIA							V _{DDIO}
AC3	UTP_RD8/RC12	RC12		UTOPIA					V _{DDIO}		
AC4	TDM6TCLK/PCI_AD22			TDM PCI TDM		V _{DDIO}					
AC5	TDM6RSYN/PCI_AD21/ GPIO6/ IRQ12 ^{3, 6}		TDM/GPIO/IRQ PCI TDM/GPIO/IRQ		RQ	V _{DDIO}					
AC6	V _{DDIO}										V _{DDIO}
AC7	TDM3TSYN/RC11	RC11	TDM					V _{DDIO}			
AC8	PCI_AD23/GPIO7/ IRQ13 / TDM6TDAT ^{3, 6} /UTP_RMOD		TD	TDM/GPIO/IRQ PCI		TDM/G	PIO/IRQ	UTOPIA	V _{DDIO}		
AC9	TDM7TSYN/ PCI_AD4		TC	DM		PCI			reserved	eserved	
AC10	V _{DDM3IO}										V _{DDM3IO}
AC11	GND										GND
AC12	V _{DDM3}										V _{DDM3}
AC13	GND										GND
AC14	V _{DDM3}										V _{DDM3}
AC15	GND										GND
AC16	V _{DDM3}										V _{DDM3}
AC17	GND										GND
AC18	V _{DDM3}										V _{DDM3}
AC19	GND										GND
AC20	V _{DDM3IO}										V _{DDM3IO}
AC21	Reserved ¹										
AC22	MECC6										V _{DDDDR}
AC23	MECC3										V _{DDDDR}
AC24	ECC_MDM	-									V _{DDDDR}
AC25	V _{DDDDR}	-									V _{DDDDR}
AC26	MECC0										V _{DDDDR}
AC27	V _{DDDDR}										V _{DDDDR}
AC28	ECC_MDQS										V _{DDDDR}
AD1	Reserved ¹										- אטעעע
AD2	GPIO1 ^{3, 6}			1	1	<u>ر</u>	PIO	1	<u> </u>	1	V _{DDIO}
AD2	TMR0/GPIO13						R/GPIO				V _{DDIO}



		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AH17	Reserved ¹										_
AH18	Reserved ¹										_
AH19	Reserved ¹										—
AH20	Reserved ¹										_
AH21	Reserved ¹										_
AH22	Reserved ¹										—
AH23	Reserved ¹										_
AH24	Reserved ¹										_
AH25	Reserved ¹										_
AH26	Reserved ¹										_
AH27	Reserved ¹										_
AH28	Reserved ¹										_
Notes:											

GPIO in the *MSC8144 Reference Manual*.**4.** Open-drain signal.

5. Internal 20 K Ω pull-up resistor.

6. For signals with GPIO functionality, the open-drain and internal 20 KΩ pull-up resistor can be configured by GPIO register programming. See Chapter 23, GPIO of the MSC8144 Reference Manual for configuration details.



rical Characteristics

2.5.6 ATM/UTOPIA/POS DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V _{DDIO}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA
Signal low input current, V _{IL} = 0.4 V ¹	ΙL	-30	30	μA
Signal high input current, $V_{IH} = 2.4 V^1$	Ι _Η	-30	30	μΑ
Output high voltage, I _{OH} = -4 mA	V _{OH}	2.4	3.465	V
Output low voltage, I _{OL} = 4 mA	V _{OL}	_	0.5	V
Notes: 1. Not tested. Guaranteed by design.	÷	•	*	

2.5.7 SPI DC Electrical Characteristics

Table 14 provides the SPI DC electrical characteristics.

Table 14. SPI DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input current	I _{IN}		30	μΑ
Output high voltage, I _{OH} = -4.0 mA	V _{OH}	2.4	_	V
Output low voltage, I _{OL} = 4.0 mA	V _{OL}	_	0.5	V

2.5.8 GPIO, UART, TIMER, EE, STOP_BS, I²C, IRQn, NMI_OUT, INT_OUT, CLKIN, JTAG Ports DC Electrical Characteristics

Table 15. GPIO, UART, Timer, EE, STOP_BS, I²C, IRQn, NMI_OUT, INT_OUT, CLKIN, and JTAG Port¹ DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V _{DDIO}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μΑ
Tri-state (high impedance off state) leakage current, V_{IN} = supply voltage	I _{OZ}	-30	30	μΑ
Signal low input current, $V_{IL} = 0.4 V^2$	١	-30	30	μΑ
Signal high input current, V _{IH} = 2.0 V ²	Ι _Η	-30	30	μΑ
Output high voltage, I _{OH} = -2 mA, except open drain pins	V _{OH}	2.4	3.465	V
Output low voltage, I _{OL} = 3.2 mA	V _{OL}	_	0.4	V
 Notes: 1. This does not include TDI and TMS, which have internal pu 2. Not tested. Guaranteed by design. 	Illup resistors.	•	•	·



2.6.4 DDR SDRAM AC Timing Specifications

This section describes the AC electrical characteristics for the DDR SDRAM interface.

2.6.4.1 DDR SDRAM Input Timings

Table 20 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 2.5 V.

Table 20. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

Parameter	Symbol	Min	Мах	Unit
AC input low voltage	V _{IL}	_	MV _{REF} – 0.31	V
AC input high voltage	V _{IH}	MV _{REF} + 0.31	—	V
Note: At recommended operating conditions with V_{DDDDR} of 2.5 ± 5%.				

Table 21 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 1.8 V.

Table 21. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

Parameter	Symbol	Min	Мах	Unit
AC input low voltage	V _{IL}	_	MV _{REF} – 0.25	V
AC input high voltage	V _{IH}	MV _{REF} + 0.25	—	V
Note: At recommended operating conditions with V_{DDDDR} of 1.8 ± 5%.				

Table 22 provides the input AC timing specifications for the DDR SDRAM interface.

Table 22. DDR SDRAM Input AC Timing Specifications

	Parameter	Symbol	Min	Max	Unit
Controller Sk	ew for MDQS—MDQ/MECC/MDM ¹	t _{CISKEW}			
• 400 MHz			-365	365	ps
• 333 MHz			-390	390	ps
• 266 MHz			-428	428	ps
• 200 MHz			-490	490	ps
Notes: 1. t _{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding captured with MDQS[n]. Subtract this value from the total timing budget.					
2.	At recommended operating conditions with V _{and} (1.8 V or 2.5	0			

2. At recommended operating conditions with V_{DDDDR} (1.8 V or 2.5 V) \pm 5%



rical Characteristics

Figure 10 provides the AC test load for the DDR bus.




Figure 10. DDR AC Test Load

2.6.5 Serial RapidIO Timing and SGMII Timing

2.6.5.1 AC Requirements for SRIO_REF_CLK and SRIO_REF_CLK

Table 24 lists AC signal specifications.

Parameter Description	Symbol	Min	Typical	Max	Units	Comments
REFCLK cycle time	t _{REF}	_	10 (8, 6.4)	_	ns	8 ns applies only to serial RapidIO system with 125-MHz reference clock. 6.4 ns applies only to serial RapidIO systems with a 156.25 MHz reference clock. Note: SGMII uses the 8 ns (125 MHz) value only.

2.6.5.2 Signal Definitions

LP-Serial links use differential signaling. This section defines terms used in the description and specification of differential signals. Figure 11 shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and $\overline{\text{TD}}$) or a receiver input (RD and $\overline{\text{RD}}$). Each signal swings between voltage levels A and B, where A > B.




Figure 11. Differential V_{PP} of Transmitter or Receiver

Note: This explanation uses generic TD/TD/RD/RD signal names. These correspond to SRIO_TXD/SRIO_TXD/SRIO_RXD/SRIO_RXD respectively.



Electrical Characteristics


Chamatariatia	Complexed	Range		11	Natas
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	800	1600	mV _{PP}	
Deterministic Jitter	J _D		0.17	UI _{PP}	
Total Jitter	J _T		0.35	UI _{PP}	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	400	400	ps	±100 ppm

Table 29. Long Run Transmitter AC Timing Specifications—2.5 GBaud

Table 30. Long Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic	Cumula al	Range		l lucit	Netes
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage	Vo	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	800	1600	mV _{PP}	
Deterministic Jitter	J _D		0.17	UI _{PP}	
Total Jitter	J _T		0.35	UI _{PP}	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	320	320	ps	±100 ppm

For each baud rate at which an LP-Serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown in Figure 12 with the parameters specified in Table 31 when measured at the output pins of the device and the device is driving a $100 \Omega \pm 5\%$ differential resistive load. The output eye pattern of an LP-Serial transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol interference) need only comply with the transmitter output compliance mask when pre-emphasis is disabled or minimized.



2.6.5.6 Receiver Eye Diagrams

For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding bit error rate specification (Table 32, Table 33, and Table 34) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the receiver input compliance mask shown in Figure 14 with the parameters specified in Table 35. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a 100 $\Omega \pm 5\%$ differential resistive load.




Figure 14. Receiver Input Compliance Mask

Receiver Type	V _{DIFF} min (mV)	V _{DIFF} max (mV)	A (UI)	B (UI)	
1.25 GBaud	100	800	0.275	0.400	
2.5 GBaud	100	800	0.275	0.400	
3.125 GBaud	100	800	0.275	0.400	

2.6.5.7 Measurement and Test Requirements

Since the LP-Serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of **IEEE** Std. 802.3ae-2002TM, the measurement and test requirements defined here are similarly guided by Clause 47. In addition, the CJPAT test pattern defined in Annex 48A of **IEEE** Std. 802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of **IEEE** Std. 802.3ae-2002 is recommended as a reference for additional information on jitter test methods.



Electrical Characteristics

Table 36. PCI AC Timing Specifications (continued)

		Devementer	Symphol	33 MHz		66	Unit		
	Parameter		Symbol	Min	Max	Min	Max	Unit	
Notes:	Notes: 1. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.								
	2. All PCI signals are measured from $0.5 \times V_{DDIO}$ of the rising edge of PCI_CLK_IN to $0.4 \times V_{DDIO}$ of the signal in question fo							n question for	
	3.3-V PCI signaling levels.3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered								
								elivered	
		through the component pin is less than or equal to the leakage current specification.							
	4.	Input timings are measured at the pin.							
	5.	The reset assertion timing requirer	ment for HRES	ET is in Table 1	9 and Figure 7				

Figure 15 provides the AC test load for the PCI.




Figure 15. PCI AC Test Load

Figure 16 shows the PCI input AC timing conditions.




Figure 16. PCI Input AC Timing Measurement Conditions

Figure 17 shows the PCI output AC timing conditions.




Figure 17. PCI Output AC Timing Measurement Condition






Figure 24. MII Management Interface Timing

2.6.10.2 MII Transmit AC Timing Specifications

Table 41 provides the MII transmit AC timing specifications.

Table 41	MII	Transmit AC	Timing	Specifications
----------	-----	--------------------	---------------	----------------

		Parameter/Condition	Symbol ¹	Min	Max	Unit
TX_CLK	to M	II data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	0	25	ns
Notes: 1. Typical TX_CLK period (t _{MTX}) for 10 Mbps is 400 ns and for 100 Mbps is 40 ns. 2. Program GCR4 as 0x00030CC3.						

Figure 25 shows the MII transmit AC timing diagram.




Figure 25. MII Transmit AC Timing

2.6.10.3 MII Receive AC Timing Specifications

Table 42 provides the MII receive AC timing specifications.

Parameter/Condition	Symbol ¹	Min	Max	Unit		
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t _{mrdvkh}	10.0		ns		
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{mrdxkh}	2	_	ns		
Notes: 1. Typical RX_CLK period (t _{MRX}) for 10 Mbps is 400 ns and for 100 Mbps is 40 ns. 2. Program GCR4 as 0x00030CC3.						






Figure 30. SMII Mode Signal Timing

2.6.10.6 RGMII AC Timing Specifications

Table 45 presents the RGMII AC timing specifications for applications requiring an on-board delayed clock.

		Parameter/Condition	Symbol	Min	Тур	Max	Unit
Data to o	clock	output skew (at transmitter)	t _{SKEWT}	-0.5	_	0.5	ns
Data to clock input skew (at receiver) ²			t _{SKEWR}	0.9	_	2.6	ns
Notes:	1. 2. 3.	 At recommended operating conditions with LV_{DD} of 2.5 V +/- 5%. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 n added to the associated clock signal. 		5 ns is			

Table 46 presents the RGMII AC timing specification for applications required non-delayed clock on board.

Table 46. RGMII with No On-Board Delay AC Timing Specifications

	Parameter/Condition			Min	Тур	Max	Unit
Data to	Data to clock output skew (at transmitter)			-2.6	_	-0.9	ns
Data to	Data to clock input skew (at receiver) ²		t _{SKEWR}	-0.5	_	0.5	ns
 Notes: 1. At recommended operating conditions with LV_{DD} of 2.5 V +/- 5%. 2. This implies that PC board design will require clocks to be routed with no additional trace delay 3. GCR4 should be programmed as 0x0004C130. 							



Figure 31 shows the RGMII AC timing and multiplexing diagrams.




Figure 31. RGMII AC Timing and Multiplexing



2.6.11 ATM/UTOPIA/POS Timing

Table 47 provides the ATM/UTOPIA/POS input and output AC timing specifications.

Characteristic	Symbol	Min	Max	Unit	
Outputs—External clock delay	t _{UEKHOV}	1	9	ns	
Outputs—External clock High Impedance ¹	t _{UEKHOX}	1	9	ns	

tUEIVKH

t_{UEIXKH}

Table 47. ATM/UTOPIA/POS AC Timing (External Clock) Specifications

Notes: 1. Not tested. Guaranteed by design.

Inputs-External clock input setup time

Inputs-External clock input hold time

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are
measured at the pin. Although the specifications generally reference the rising edge of the clock, these AC timing diagrams
also apply when the falling edge is the active edge.

4

1

Figure 32 provides the AC test load for the ATM/UTOPIA/POS.




Figure 32. ATM/UTOPIA/POS AC Test Load

Figure 33 shows the ATM/UTOPIA/UTOPIA timing with external clock.




Figure 33. ATM/UTOPIAPOS AC Timing (External Clock)

ns

ns



2.6.14 JTAG Signals

Characteristics	Symbol	All frequencies		11-14
Characteristics	Symbol	Min	Max	Unit
TCK cycle time	t _{тскх}	36.0	—	ns
TCK clock high phase measured at V_{M} = 1.6 V	t _{тскн}	15.0	—	ns
Boundary scan input data setup time	t _{BSVKH}	0.0	—	ns
Boundary scan input data hold time		15.0	—	ns
TCK fall to output data valid		—	20.0	ns
TCK fall to output high impedance		—	24.0	ns
TMS, TDI data setup time		0.0	—	ns
TMS, TDI data hold time		5.0	—	ns
TCK fall to TDO data valid		—	10.0	ns
TCK fall to TDO high impedance		—	12.0	ns
TRST assert time		100.0	—	ns
Note: All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port.				

Table 50. JTAG Timing

Figure 38 shows the Test Clock Input Timing Diagram




Figure 38. Test Clock Input Timing

Figure 39 shows the boundary scan (JTAG) timing diagram.




Figure 39. Boundary Scan (JTAG) Timing



ware Design Considerations

Table 58. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required (continued)

Signal Name	Pin Connection
GE1_SGMII_TX	NC
GE1_TD[0-3]	NC
GE1_TX_CLK	GND
GE1_TX_EN	NC
GE1_TX_ER	NC

3.4.4.2 Ethernet Controller 2 (GE2) Related Pins

Note: Table 59 through Table 61 assume that the alternate function of the specified pin is not used. If the alternate function is used, connect the pin as required to support that function.

3.4.4.2.1 GE2 interface Is Not Used

Table 59 assumes that the GE2 pins are not used for any purpose (including any multiplexed function) and that V_{DDGE2} is tied to GND.

Table 59. Connectivity of GE2 Related Pins When the GE2 Interface Is Not Used

Signal Name	Pin Connection
GE2_RD[0-3]	NC
GE2_RX_CLK	NC
GE2_RX_DV	NC
GE2_RX_ER	NC
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_TX	NC
GE2_SGMII_TX	NC
GE2_TCK	Nc
GE2_TD[0-3]	Nc
GE2_TX_EN	NC

3.4.4.2.2 Subset of GE2 Pins Required

When only a subset of the whole GE2 interface is used, such as for RMII, the unused GE2 pins should be connected as described in Table 60. The table assumes that the unused GE2 pins are not used for any purpose (including any multiplexed functions) and that V_{DDGE2} is tied to either 2.5 V or 3.3 V.

Table 60. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required

Signal Name	Pin Connection
GE2_RD[0-3]	GND
GE2_RX_CLK	GND
GE2_RX_DV	GND
GE2_RX_ER	GND
GE2_SGMII_RX	GND _{SXC}



3.4.8 Miscellaneous Pins


Table 65 lists the board connections for the pins if they are not required by the system design. Table 65 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Signal Name	Pin Connection		
CLKOUT	NC		
EEO	GND		
EE1	NC		
GPIO[0-31]	GND		
SCL	See the GPIO connectivity guidelines in this table.		
SDA	See the GPIO connectivity guidelines in this table.		
INT_OUT	NC		
IRQ[0–15]	See the GPIO connectivity guidelines in this table.		
NMI	V _{DDIO}		
NMI_OUT	NC		
RC[0–16]	GND		
RC_LDF	NC		
STOP_BS	GND		
ТСК	GND		
TDI	GND		
TDO	NC		
TMR[0-4]	See the GPIO connectivity guidelines in this table.		
TMS	GND		
TRST	GND		
URXD	See the GPIO connectivity guidelines in this table.		
UTXD	See the GPIO connectivity guidelines in this table.		
V _{DDIO}	3.3 V		
Note: When using I/O multiplexing mode 5 or 6, tie the TDM7TSYN/PCI_AD4 signal (ball number AC9) to GND.			

Note: For details on configuration, see the *MSC8144 Reference Manual*. For additional information, refer to the *MSC8144 Design Checklist* (AN3202).



5



Package Information



6 **Product Documentation**

- *MSC8144 Technical Data Sheet* (MSC8144). Details the signals, AC/DC characteristics, clock signal characteristics, package and pinout, and electrical design considerations of the MSC8144 device.
- *MSC8144 Reference Manual* (MSC8144RM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC8144 device.
- *SC3400 DSP Core Reference Manual*. Covers the SC3400 core architecture, control registers, clock registers, program control, and instruction set.
- *MSC8144 SC3400 DSP Core Subsystem Reference Manual*. Covers core subsystem architecture, functionality, and registers.



sion History

7 Revision History

Table 66 provides a revision history for this data sheet.

Table 66. Document Revision History

Rev.	Date	Description
0	Feb. 2007	Initial public release.
1	Apr. 2007	 Adds new I/O multiplexing mode 7 that supports POS functionality. Updates reference voltage supply for pins G5, H7, and H8 in Table 1. Updates start-up timing recommendations with regard to TRST and M3_RESET in Section 2.7.1. Adds input clock duty cycles in Table 20. Updates PCI AC timings in Table 41. Removes UTOPIA internal clock specifications in Table 52. Updates JTAG timings in Table 56. Clarifies connectivity guidelines for Ethernet pins in Section 3.3.4. Miscellaneous pin connectivity guidelines were updated in Table 71. Updates name of core subsystem reference manual.
2	June 2007	 Corrected AA4 definition in Table 1. Changed TDM5TD3 to correct name TDM5TDAT. Removed Figure 35 because the device does not support UTOPIA using an internal clock. Renumbered subsequent figures. Removed Section 3.5 <i>Thermal Considerations</i>. To be replaced with an application note.
3	Sep 2007	 Updated M3 voltage range in Table 3. Changed note in Table 7 for PLL power supplies. DDR voltage designator changed from V_{DD} to V_{DDDDR} in Table 8, Table 10, Section 2.7.4.1, Section 2.7.4.2, and Figure 11. Changed range on I_{OZ} in Table 8 and Table 10. Deleted text before Table 13 and added note 2 to input pin capacitance. Deleted text before Table 14, added a 1 to the note, and added note 1 to input pin capacitance. Deleted text before Table 14, added a 1 to the note, and added note 1 to input pin capacitance. Deleted text before nable 14, added a 1 to the note, and added note 1 to input pin capacitance. Deleted text before new Section 2.6.5.1. Added a 1 to the note in Table 15 and added note 1 to input pin capacitance. Deleted ac voltage rows from Table 16. Added note 1 to input pin capacitance. Deleted ac voltage rows from Table 16. Added note 1 to input pin capacitance. Changed output high and low voltage levels in Table 17 and Table 18. Deleted text before Table 19. Added clock skew ranges in percent in Table 21. Changed V_{DD} to V_{DDIO} in Table 26. Changed V_{DD} to V_{DDEGE} in Figure 27 and Figure 30. Changed the value of the data to clock out skew in Table 51. Changed the value of the data to clock out skew in Table 51. Changed the value of the data to clock out skew in Table 51. Changed the head for the JTAG timing section, now Section 2.7.15. Updated JTAG timing for TCK cycle time, TCK high phase, and boundary scan input data hold time in Table 56. Added new Section 3.3 with guidelines for board layout for clock and timing signals. Renumbered subsequent sections.
4	Sep 2007	 Changed leakage current values in Table 13, Table 14, Table 11, Table 16, Table 17, Table 18, and Table 19 from -10 and 10 μa to -30 and 30 μa. Change the minimum value of t_{MDDVKH} in Table 45 from 5 ns to 7 ns. Updated note 1 in Table 45.
5	Oct 2007	 Corrected column numbering in Figure 3 and Figure 4. Updated SPI signal names in Table 1.
6	Oct 2007	Updated SPI signal names in Table 1.