

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | Coldfire V1 |
| Core Size | 32-Bit Single-Core |
| Speed | 50MHz |
| Connectivity | CANbus, I ² C, SCI, SPI |
| Peripherals | LVD, PWM, WDT |
| Number of I/O | 54 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 20x12b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-QFP |
| Supplier Device Package | 64-QFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac128acfue |

Table of Contents

| | | |
|--------|--|----|
| 1 | MCF51AC256 Family Configurations | 3 |
| 1.1 | Device Comparison | 3 |
| 1.2 | Block Diagram | 4 |
| 1.3 | Features | 6 |
| 1.3.1 | Feature List | 7 |
| 1.4 | Part Numbers | 10 |
| 1.5 | Pinouts and Packaging | 12 |
| 2 | Electrical Characteristics | 17 |
| 2.1 | Parameter Classification | 17 |
| 2.2 | Absolute Maximum Ratings | 17 |
| 2.3 | Thermal Characteristics | 18 |
| 2.4 | Electrostatic Discharge (ESD) Protection Characteristics | 19 |
| 2.5 | DC Characteristics | 20 |
| 2.6 | Supply Current Characteristics | 25 |
| 2.7 | Analog Comparator (ACMP) Electricals | 27 |
| 2.8 | ADC Characteristics | 28 |
| 2.9 | External Oscillator (XOSC) Characteristics | 31 |
| 2.10 | MCG Specifications | 32 |
| 2.11 | AC Characteristics | 33 |
| 2.11.1 | Control Timing | 34 |
| 2.11.2 | Timer (TPM/FTM) Module Timing | 35 |
| 2.11.3 | MSCAN | 35 |
| 2.12 | SPI Characteristics | 36 |
| 2.13 | Flash Specifications | 38 |
| 2.14 | EMC Performance | 39 |
| 2.14.1 | Radiated Emissions | 39 |
| 3 | Mechanical Outline Drawings | 40 |
| 4 | Revision History | 41 |

List of Figures

| | | |
|-----------|--|----|
| Figure 1. | MCF51AC256 Series Block Diagram | 5 |
| Figure 2. | MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP | 12 |
| Figure 3. | MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP | 13 |
| Figure 4. | MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP | 14 |
| Figure 5. | Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (Low Drive, $PTxDSn = 0$) | 22 |
| Figure 6. | Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (High Drive, $PTxDSn = 1$) | 23 |
| Figure 7. | Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (Low Drive, $PTxDSn = 0$) | 23 |

| | | |
|------------|--|----|
| Figure 8. | Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (High Drive, $PTxDSn = 1$) | 24 |
| Figure 9. | Typical Run I_{DD} vs. System Clock Freq. for FEI and FBE Modes | 27 |
| Figure 10. | ADC Input Impedance Equivalency Diagram | 29 |
| Figure 11. | Reset Timing | 34 |
| Figure 12. | IRQ/KBIPx Timing | 34 |
| Figure 13. | Timer External Clock | 35 |
| Figure 14. | Timer Input Capture Pulse | 35 |
| Figure 15. | SPI Master Timing ($CPHA = 0$) | 37 |
| Figure 16. | SPI Master Timing ($CPHA = 1$) | 37 |
| Figure 17. | SPI Slave Timing ($CPHA = 0$) | 38 |
| Figure 18. | SPI Slave Timing ($CPHA = 1$) | 38 |

List of Tables

| | | |
|-----------|--|----|
| Table 1. | MCF51AC256 Series Device Comparison | 3 |
| Table 2. | MCF51AC256 Series Functional Units | 6 |
| Table 3. | Orderable Part Number Summary | 10 |
| Table 4. | Pin Availability by Package Pin-Count | 14 |
| Table 5. | Parameter Classifications | 17 |
| Table 6. | Absolute Maximum Ratings | 18 |
| Table 7. | Thermal Characteristics | 18 |
| Table 8. | ESD and Latch-up Test Conditions | 20 |
| Table 9. | ESD and Latch-Up Protection Characteristics | 20 |
| Table 10. | DC Characteristics | 20 |
| Table 11. | Supply Current Characteristics | 25 |
| Table 12. | Analog Comparator Electrical Specifications | 27 |
| Table 13. | 5 Volt 12-bit ADC Operating Conditions | 28 |
| Table 14. | 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) | 29 |
| Table 15. | Oscillator Electrical Specifications (Temperature Range = -40 to $105\text{ }^{\circ}\text{C}$ Ambient) | 31 |
| Table 16. | MCG Frequency Specifications (Temperature Range = -40 to $105\text{ }^{\circ}\text{C}$ Ambient) | 32 |
| Table 17. | Control Timing | 34 |
| Table 18. | TPM/FTM Input Timing | 35 |
| Table 19. | MSCAN Wake-Up Pulse Characteristics | 35 |
| Table 20. | SPI Timing | 36 |
| Table 21. | Flash Characteristics | 39 |
| Table 22. | Package Information | 40 |
| Table 23. | Revision History | 41 |




Figure 1. MCF51AC256 Series Block Diagram

- Inter-integrated circuit (IIC)
 - Compatible with IIC bus standard
 - Multi-master operation
 - Software programmable for one of 64 different serial clock frequencies
 - Interrupt driven byte-by-byte data transfer
 - Arbitration lost interrupt with automatic mode switching from master to slave
 - Calling address identification interrupt
 - Bus busy detection
 - 10-bit address extension
- Controller area network (CAN)
 - Implementation of the CAN protocol — Version 2.0A/B
 - Standard and extended data frames
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbps
 - Support for remote frames
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a “local priority” concept
 - Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable listen-only mode for monitoring of CAN bus
 - Programmable bus-off recovery functionality
 - Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
 - Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
 - Full-duplex, standard non-return-to-zero (NRZ) format
 - Double-buffered transmitter and receiver with separate enables
 - Programmable baud rates (13-bit modulo divider)
 - Interrupt-driven or polled operation
 - Hardware parity generation and checking
 - Programmable 8-bit or 9-bit character length
 - Receiver wakeup by idle-line or address-mark
 - Optional 13-bit break character generation / 11-bit break character detection
 - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
 - Master or slave mode operation
 - Full-duplex or single-wire bidirectional option
 - Programmable transmit bit rate

1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.





Figure 3. MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP

Figure 4 shows the pinout of the 44-pin LQFP.



• TxCAN and RxCAN are not available in the members that do not support CAN

Figure 4. MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP

Table 4 shows the package pin assignments.

Table 4. Pin Availability by Package Pin-Count

| Pin Number | | | Lowest <-- Priority --> Highest | | | |
|------------|----|----|---------------------------------|---------------------|---------|-------|
| 80 | 64 | 44 | Port Pin | Alt 1 | Alt 2 | Alt 3 |
| 1 | 1 | 1 | PTC4 | SS2 | | |
| 2 | 2 | 2 | IRQ | TPMCLK ¹ | | |
| 3 | 3 | 3 | RESET | | | |
| 4 | 4 | 4 | PTF0 | RGPIO8 | FTM1CH2 | |
| 5 | 5 | 5 | PTF1 | RGPIO9 | FTM1CH3 | |
| 6 | 6 | — | PTF2 | RGPIO10 | FTM1CH4 | |
| 7 | 7 | — | PTF3 | RGPIO11 | FTM1CH5 | |

Table 6. Absolute Maximum Ratings

| Rating | Symbol | Value | Unit |
|---|-----------|------------------------|------|
| Supply voltage | V_{DD} | -0.3 to 5.8 | V |
| Input voltage | V_{In} | -0.3 to $V_{DD} + 0.3$ | V |
| Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3} | I_D | ±25 | mA |
| Maximum current into V_{DD} | I_{DD} | 120 | mA |
| Storage temperature | T_{stg} | -55 to 150 | °C |

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

² All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 7. Thermal Characteristics

| Rating | Symbol | Value | Unit |
|--|---------------|------------|------|
| Operating temperature range (packaged) | T_A | -40 to 105 | °C |
| Maximum junction temperature | T_J | 150 | °C |
| Thermal resistance ^{1,2,3,4} | | | |
| 80-pin LQFP | | | |
| | 1s | 51 | |
| | 2s2p | 38 | |
| 64-pin LQFP | | | |
| | 1s | 59 | |
| | 2s2p | 41 | °C/W |
| 64-pin QFP | θ_{JA} | | |
| | | 50 | |
| | 1s | 36 | |
| | 2s2p | | |
| 44-pin LQFP | | | |
| | 1s | 67 | |
| | 2s2p | 45 | |




Figure 6. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3$ V (High Drive, $PTxDSn = 1$)




Figure 7. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5$ V (Low Drive, $PTxDSn = 0$)




Figure 8. Typical I_{OH} vs. $V_{DD} - V_{OH}$ at $V_{DD} = 5$ V (High Drive, $PTxDSn = 1$)

2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

| Num | C | Parameter | Symbol | V _{DD} (V) | Typical ¹ | Max ² | Unit |
|-----|---|---|-----------------|---------------------|----------------------|------------------|------|
| 1 | T | Run supply current measured at FEI mode, all modules off, system clock at: | I _{DD} | 5 | 2.27 | — | mA |
| | | | | 3.3 | 2.24 | — | |
| | | | | 5 | 3.67 | — | |
| | | | | 3.3 | 3.64 | — | |
| | | | | 5 | 6.55 | — | |
| | | | | 3.3 | 6.54 | — | |
| | | | | 5 | 11.90 | — | |
| | | | | 3.3 | 11.85 | — | |
| 2 | T | Run supply current measured at FEI mode, all modules on, system clock at: | I _{DD} | 5 | 3.28 | — | mA |
| | | | | 3.3 | 3.26 | — | |
| | | | | 5 | 4.33 | — | |
| | | | | 3.3 | 4.32 | — | |
| | | | | 5 | 8.17 | — | |
| | | | | 3.3 | 8.05 | — | |
| | | | | 5 | 14.8 | — | |
| | | | | 3.3 | 14.74 | — | |
| 3 | T | Run supply current measured at FBE mode, all modules off (RANGE = 1, HGO = 0), system clock at: | I _{DD} | 5 | 3.28 | — | mA |
| | | | | 3.3 | 3.26 | — | |
| | | | | 5 | 4.69 | — | |
| | | | | 3.3 | 4.67 | — | |
| | | | | 5 | 7.48 | — | |
| | | | | 3.3 | 7.46 | — | |
| | | | | 5 | 13.10 | — | |
| | | | | 3.3 | 13.07 | — | |
| 4 | T | Run supply current measured at FBE mode, all modules on (RANGE = 1, HGO = 0), system clock at: | I _{DD} | 5 | 3.64 | — | mA |
| | | | | 3.3 | 3.63 | — | |
| | | | | 5 | 5.38 | — | |
| | | | | 3.3 | 5.35 | — | |
| | | | | 5 | 8.65 | — | |
| | | | | 3.3 | 8.64 | — | |
| | | | | 5 | 15.55 | — | |
| | | | | 3.3 | 15.40 | — | |




Figure 10. ADC Input Impedance Equivalency Diagram

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

| Num | C | Characteristic | Conditions | Symb | Min | Typical ¹ | Max | Unit | Comment |
|-----|---|---|-------------------------|-------------|------|----------------------|-----|---------|---------------------------|
| 1 | T | Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1 | | I_{DDA} | — | 133 | — | μA | |
| 2 | T | Supply current ADLPC = 1 ADLSM = 0 ADCO = 1 | | I_{DDA} | — | 218 | — | μA | |
| 3 | T | Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1 | | I_{DDA} | — | 327 | — | μA | |
| 4 | D | Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1 | | I_{DDA} | — | 0.582 | 1 | mA | |
| 5 | T | Supply current | Stop, reset, module off | I_{DDA} | — | 0.011 | 1 | μA | |
| 6 | P | ADC asynchronous clock source | High speed (ADLPC = 0) | f_{ADACK} | 2 | 3.3 | 5 | MHz | $t_{ADACK} = 1/f_{ADACK}$ |
| | | | Low power (ADLPC = 1) | | 1.25 | 2 | 3.3 | | |

Electrical Characteristics

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

| Num | C | Characteristic | Conditions | Symb | Min | Typical ¹ | Max | Unit | Comment |
|-----|---|---|---------------------------|--------------|-----|----------------------|------|------------------|--|
| 7 | P | Conversion time (including sample time) | Short sample (ADLSMP = 0) | t_{ADC} | — | 20 | — | ADCK cycles | See Table 10 for conversion time variances |
| | | | Long sample (ADLSMP = 1) | | — | 40 | — | | |
| 8 | T | Sample time | Short sample (ADLSMP = 0) | t_{ADS} | — | 3.5 | — | ADCK cycles | |
| | | | Long sample (ADLSMP = 1) | | — | 23.5 | — | | |
| 9 | T | Total unadjusted error | 12-bit mode | E_{TUE} | — | ±3.0 | — | LSB ² | Includes quantization |
| | P | | 10-bit mode | | — | ±1 | ±2.5 | | |
| | T | | 8-bit mode | | — | ±0.5 | ±1.0 | | |
| 10 | T | Differential non-linearity | 12-bit mode | DNL | — | ±1.75 | — | LSB ² | |
| | P | | 10-bit mode ³ | | — | ±0.5 | ±1.0 | | |
| | T | | 8-bit mode ³ | | — | ±0.3 | ±0.5 | | |
| 11 | T | Integral non-linearity | 12-bit mode | INL | — | ±1.5 | — | LSB ² | |
| | T | | 10-bit mode | | — | ±0.5 | ±1.0 | | |
| | T | | 8-bit mode | | — | ±0.3 | ±0.5 | | |
| 12 | T | Zero-scale error | 12-bit mode | E_{ZS} | — | ±1.5 | — | LSB ² | $V_{ADIN} = V_{SSA}$ |
| | P | | 10-bit mode | | — | ±0.5 | ±1.5 | | |
| | T | | 8-bit mode | | — | ±0.5 | ±0.5 | | |
| 13 | T | Full-scale error | 12-bit mode | E_{FS} | — | ±1 | — | LSB ² | $V_{ADIN} = V_{DDA}$ |
| | P | | 10-bit mode | | — | ±0.5 | ±1 | | |
| | T | | 8-bit mode | | — | ±0.5 | ±0.5 | | |
| 14 | D | Quantization error | 12-bit mode | E_Q | — | -1 to 0 | — | LSB ² | |
| | | | 10-bit mode | | — | — | ±0.5 | | |
| | | | 8-bit mode | | — | — | ±0.5 | | |
| 15 | D | Input leakage error | 12-bit mode | E_{IL} | — | ±1 | — | LSB ² | Pad leakage ^{4*} R_{AS} |
| | | | 10-bit mode | | — | ±0.2 | ±2.5 | | |
| | | | 8-bit mode | | — | ±0.1 | ±1 | | |
| 16 | D | Temp sensor voltage | 25°C | V_{TEMP25} | — | 1.396 | — | V | |
| 17 | D | Temp sensor slope | -40 °C–25 °C | m | — | 3.266 | — | mV/°C | |
| | | | 25 °C–85 °C | | — | 3.638 | — | | |

¹ Typical values assume $V_{DDA} = 5.0$ V, Temp = 25 °C, $f_{ADCK} = 1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$.

³ Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

2.9 External Oscillator (XOSC) Characteristics

Table 15. Oscillator Electrical Specifications (Temperature Range = -40 to 105 °C Ambient)

| Num | C | Rating | Symbol | Min | Typical ¹ | Max | Unit | |
|-----|---|--|----------------|---|----------------------|--------------------------------|------------|----------------|
| 1 | C | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) | | | | | | |
| | | Low range (RANGE = 0) | f_{lo} | 32 | — | 38.4 | kHz | |
| | | High range (RANGE = 1) FEE or FBE mode ² | f_{hi-ll} | 1 | — | 5 | MHz | |
| | | High range (RANGE = 1) PEE or PBE mode ³ | f_{hi-pll} | 1 | — | 16 | MHz | |
| | | High range (RANGE = 1, HGO = 1) BLPE mode | f_{hi-hgo} | 1 | — | 16 | MHz | |
| | | High range (RANGE = 1, HGO = 0) BLPE mode | f_{hi-lp} | 1 | — | 8 | MHz | |
| 2 | — | Load capacitors | C_1 C_2 | See crystal or resonator manufacturer's recommendation. | | | | |
| 3 | — | Feedback resistor | R_F | | 10 1 | | M Ω | |
| | | Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz) | | | | | | |
| 4 | — | Series resistor | R_S | | — | 0 100 0 0 10 20 | k Ω | |
| | | Low range, low gain (RANGE = 0, HGO = 0) | | | | | | |
| | | Low range, high gain (RANGE = 0, HGO = 1) | | | | | | |
| | | High range, low gain (RANGE = 1, HGO = 0) | | | | | | |
| | | High range, high gain (RANGE = 1, HGO = 1) | | | | | | |
| | | ≥ 8 MHz | — | 0 | 0 | | | |
| | | 4 MHz | — | 0 | 10 | | | |
| | | 1 MHz | — | 0 | 20 | | | |
| 5 | T | Crystal start-up time ⁴ | | | — | 200 400 5 15 | ms | |
| | | Low range, low gain (RANGE = 0, HGO = 0) | | | | | | $t_{CSTL-LP}$ |
| | | Low range, high gain (RANGE = 0, HGO = 1) | | | | | | $t_{CSTL-HGO}$ |
| | | High range, low gain (RANGE = 1, HGO = 0) ⁵ | | | | | | $t_{CSTH-LP}$ |
| | | High range, high gain (RANGE = 1, HGO = 1) ⁵ | | | | | | $t_{CSTH-HGO}$ |
| 6 | T | Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) | f_{extal} | 0.03125 1 0 | — — — | 5 16 40 | MHz | |
| | | FEE or FBE mode ² | | | | | | |
| | | PEE or PBE mode ³ | | | | | | |
| | | BLPE mode | | | | | | |


¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

² When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal



2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = -40 to 105 °C Ambient)

| Num | C | Rating | Symbol | Min | Typical ¹ | Max | Unit | |
|-----|---------------------|---|-------------------------------|---------------------|----------------------|---------|-------------------|-----|
| 1 | C | Internal reference frequency — factory trimmed at V _{DD} = 5 V and temperature = 25 °C | f _{int_ft} | — | 32.768 | — | kHz | |
| 2 | C | Average internal reference frequency — untrimmed | f _{int_ut} | 31.25 | — | 39.0625 | kHz | |
| 3 | T | Internal reference startup time | t _{irefst} | — | 60 | 100 | μs | |
| 4 | C | DCO output frequency range — untrimmed ² | f _{dco_ut} | Low range (DRS=00) | 16 | — | 20 | MHz |
| | Mid range (DRS=01) | | | 32 | — | 40 | | |
| | High range (DRS=10) | | | 48 | — | 60 | | |
| 5 | P | DCO output frequency ² reference =32768Hz and DMX32 = 1 | f _{dco_DMx32} | Low range (DRS=00) | — | 16.82 | — | MHz |
| | P | | | Mid range (DRS=01) | — | 33.69 | — | |
| | P | | | High range (DRS=10) | — | 50.48 | — | |
| 6 | D | Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM) | Δf _{dco_res_t} | — | ±0.1 | ±0.2 | %f _{dco} | |
| 7 | D | Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM) | Δf _{dco_res_t} | — | ±0.2 | ±0.4 | %f _{dco} | |
| 8 | D | Total deviation of trimmed DCO output frequency over voltage and temperature | Δf _{dco_t} | — | 0.5 -1.0 | ±2 | %f _{dco} | |
| 9 | D | Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0–70 °C | Δf _{dco_t} | — | ±0.5 | ±1 | %f _{dco} | |
| 10 | D | FLL acquisition time ³ | t _{fill_acquire} | — | — | 1 | ms | |
| 11 | D | PLL acquisition time ⁴ | t _{pll_acquire} | — | — | 1 | ms | |
| 12 | D | Long term jitter of DCO output clock (averaged over 2ms interval) ⁵ | C _{Jitter} | — | 0.02 | 0.2 | %f _{dco} | |
| 13 | D | VCO operating frequency | f _{vco} | 7.0 | — | 55.0 | MHz | |
| 16 | D | Jitter of PLL output clock measured over 625 ns ⁶ | f _{pll_jitter_625ns} | — | 0.566 ⁶ | — | %f _{pll} | |
| 17 | D | Lock entry frequency tolerance ⁷ | D _{lock} | ±1.49 | — | ±2.98 | % | |

2.11.1 Control Timing

Table 17. Control Timing

| Num | C | Parameter | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|---|----------------------|-----------------------------|----------------------|------|---------|
| 1 | D | Bus frequency ($t_{cyc} = 1/f_{Bus}$) | f_{Bus} | dc | — | 24 | MHz |
| 2 | D | Internal low-power oscillator period | t_{LPO} | 800 | — | 1500 | μs |
| 3 | D | External reset pulse width ² ($t_{cyc} = 1/f_{Self_reset}$) | t_{extrst} | 100 | — | — | ns |
| 4 | D | Reset low drive | t_{rstdrv} | $66 \times t_{cyc}$ | — | — | ns |
| 5 | D | Active background debug mode latch setup time | t_{MSSU} | 500 | — | — | ns |
| 6 | D | Active background debug mode latch hold time | t_{MSH} | 100 | — | — | ns |
| 7 | D | IRQ pulse width Asynchronous path ² Synchronous path ³ | t_{LIH}, t_{HIL} | 100 $1.5 \times t_{cyc}$ | — | — | ns |
| 8 | D | KBIPx pulse width Asynchronous path ² Synchronous path ³ | t_{LIH}, t_{HIL} | 100 $1.5 \times t_{cyc}$ | — | — | ns |
| 9 | D | Port rise and fall time (load = 50 pF) ⁴ Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive | t_{Rise}, t_{Fall} | — — — — | 11 35 40 75 | — | ns |

¹ Typical values are based on characterization data at $V_{DD} = 5.0 V$, 25 °C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

⁴ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 105 °C.




Figure 11. Reset Timing





Figure 12. IRQ/KBIPx Timing

2.12 SPI Characteristics

Table 20 and Figure 15 through Figure 18 describe the timing requirements for the SPI system.


Table 20. SPI Timing

| No. | C | Function | Symbol | Min | Max | Unit |
|-----|---|---|----------------------|----------------------------------|----------------------------|--------------------------|
| — | D | Operating frequency Master Slave | f_{op} | $f_{Bus}/2048$ 0 | $f_{Bus}/2$ $f_{Bus}/4$ | Hz |
| 1 | D | SPSCK period Master Slave | t_{SPSCK} | 2 4 | 2048 — | t_{cyc} t_{cyc} |
| 2 | D | Enable lead time Master Slave | t_{Lead} | 1/2 1 | — — | t_{SPSCK} t_{cyc} |
| 3 | D | Enable lag time Master Slave | t_{Lag} | 1/2 1 | — — | t_{SPSCK} t_{cyc} |
| 4 | D | Clock (SPSCK) high or low time Master Slave | t_{WSPSCK} | $t_{cyc} - 30$ $t_{cyc} - 30$ | $1024 t_{cyc}$ — | ns ns |
| 5 | D | Data setup time (inputs) Master Slave | t_{SU} | 15 15 | — — | ns ns |
| 6 | D | Data hold time (inputs) Master Slave | t_{HI} | 0 25 | — — | ns ns |
| 7 | D | Slave access time | t_a | — | 1 | t_{cyc} |
| 8 | D | Slave MISO disable time | t_{dis} | — | 1 | t_{cyc} |
| 9 | D | Data valid (after SPSCK edge) Master Slave | t_v | — — | 25 25 | ns ns |
| 10 | D | Data hold time (outputs) Master Slave | t_{HO} | 0 0 | — — | ns ns |
| 11 | D | Rise time Input Output | t_{RI} t_{RO} | — — | $t_{cyc} - 25$ 25 | ns ns |
| 12 | D | Fall time Input Output | t_{FI} t_{FO} | — — | $t_{cyc} - 25$ 25 | ns ns |




- NOTES:
1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 15. SPI Master Timing (CPHA = 0)




- NOTES:
1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 16. SPI Master Timing (CPHA = 1)



NOTE:
1. Not defined but normally MSB of character just received

Figure 17. SPI Slave Timing (CPHA = 0)



NOTE:
1. Not defined but normally LSB of character just received

Figure 18. SPI Slave Timing (CPHA = 1)

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see [Chapter 4, “Memory.”](#)

Table 21. Flash Characteristics

| Num | C | Characteristic | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|---|-------------------------|-------------|----------------------|--------|------------------|
| 1 | — | Supply voltage for program/erase | $V_{\text{prog/erase}}$ | 2.7 | — | 5.5 | V |
| 2 | — | Supply voltage for read operation | V_{Read} | 2.7 | — | 5.5 | V |
| 3 | — | Internal FCLK frequency ² | f_{FCLK} | 150 | — | 200 | kHz |
| 4 | — | Internal FCLK period (1/FCLK) | t_{Fcy}^2 | 5 | — | 6.67 | μs |
| 5 | — | Byte program time (random location) ² | t_{prog} | 9 | | | t_{Fcy} |
| 6 | — | Byte program time (burst mode) ² | t_{Burst} | 4 | | | t_{Fcy} |
| 7 | — | Page erase time ³ | t_{Page} | 4000 | | | t_{Fcy} |
| 8 | — | Mass erase time ² | t_{Mass} | 20,000 | | | t_{Fcy} |
| 9 | C | Program/erase endurance ⁴ T_L to $T_H = -40\text{ }^\circ\text{C}$ to $105\text{ }^\circ\text{C}$ $T = 25\text{ }^\circ\text{C}$ | — | 10,000 — | — 100,000 | — — | cycles |
| 10 | C | Data retention ⁵ | $t_{\text{D_ret}}$ | 15 | 100 | — | years |

¹ Typical values are based on characterization data at $V_{\text{DD}} = 5.0\text{ V}$, $25\text{ }^\circ\text{C}$ unless otherwise stated.

² The frequency of this clock is controlled by a software setting.

³ These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

⁴ **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.

⁵ **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to $25\text{ }^\circ\text{C}$ using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory*.

2.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

2.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2010. All rights reserved.