

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	CANbus, I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	69
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac128aclke

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1.3 Features

Table 2 describes the functional units of the MCF51AC256 series. Table 2. MCF51AC256 Series Functional Units

Functional Unit	Function
CF1 Core (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
Flash (flash memory)	Provides storage for program code, constants and variables
RAM (random-access memory)	Provides storage for program variables
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
COP (computer operating properly)	Monitors a countdown timer and generates a reset if the timer is not regularly reset by the software
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provides a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
ACMP1, ACMP2 (analog comparators)	Compares two analog inputs
IIC (inter-integrated circuit)	Supports standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the PLL or FLL
LPO (low-power oscillator)	Provides a second clock source for COP and RTI.
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1 (8-bit serial peripheral interfaces)	Provides 8-bit 4-pin synchronous serial interface
SPI2 (16-bit serial peripheral interfaces)	Provides 16-bit 4-pin synchronous serial interface with FIFO

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



- Double-buffered transmit and receive
- Serial clock phase and polarity options
- Slave select output
- Selectable MSB-first or LSB-first shifting
- 16-bit and FIFO operations in SPI2
- Input/Output
 - 69 GPIOs
 - 8 keyboard interrupt pins with selectable polarity
 - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
 - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

1.4 Part Numbers



 Table 3. Orderable Part Number Summary

Freescale Part Number	Description	Flash / SRAM (Kbytes)	Package	Temperature
MCF51AC256AVFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256BVFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256AVLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	–40°C to 105°C
MCF51AC256BVLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	–40°C to 105°C
MCF51AC256AVPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	–40°C to 105°C
MCF51AC256BVPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	–40°C to 105°C
MCF51AC128AVFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	–40°C to 105°C
MCF51AC128CVFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	–40°C to 105°C
MCF51AC128AVLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	–40°C to 105°C
MCF51AC128CVLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	–40°C to 105°C
MCF51AC128AVPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	–40°C to 105°C
MCF51AC128CVPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	–40°C to 105°C
MCF51AC256ACFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256BCFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256ACLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	–40°C to 85°C
MCF51AC256BCLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	–40°C to 85°C

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



MCF51AC256ACPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	–40°C to 85°C
MCF51AC256BCPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	–40°C to 85°C
MCF51AC256BCFGE	MCF51AC256 ColdFire Microcontroller without CAN	256/32	44 LQFP	–40°C to 85°C
MCF51AC128ACFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	–40°C to 85°C
MCF51AC128CCFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	–40°C to 85°C
MCF51AC128ACLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	–40°C to 85°C
MCF51AC128CCLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	–40°C to 85°CC
MCF51AC128ACPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	–40°C to 85°C
MCF51AC128CCPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	–40°C to 85°C
MCF51AC128CCFGE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	44 LQFP	–40°C to 85°C

Table 3. Orderable Part Number Summary



1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.



Figure 2. MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.





Figure 4. MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP

Table 4 shows the package pin assignments.

Pin Number			Low	est < Prio	ority> Hi	ghest
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
1	1	1	PTC4	SS2		
2	2	2	IRQ	TPMCLK ¹		
3	3	3	RESET			
4	4	4	PTF0	RGPIO8	FTM1CH2	
5	5	5	PTF1	RGPIO9	FTM1CH3	
6	6	_	PTF2	RGPIO10	FTM1CH4	
7	7	_	PTF3	RGPI011	FTM1CH5	

Table 4. Pin Availability by Package Pin-Count

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to 5.8	V
Input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ¹ , ² , ³	I _D	±25	mA
Maximum current into V _{DD}	I _{DD}	120	mA
Storage temperature	T _{stg}	-55 to 150	°C

Table 6. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2~$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD}

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating		Symbol	Value	Unit
Operating temperature range (packaged)		T _A	-40 to 105	°C
Maximum junction temperature		Т _Ј	150	°C
Thermal resistance 1,2,3,4				
80-pin LQFP				
	1s		51	
	2s2p		38	
64-pin LQFP				
	1s		59	
	2s2p	θ_{JA}	41	°C/W
64-pin QFP				
			50	
	1s		36	
	2s2p			
44-pin LQFP				
	1s		67	
	2s2p		45	

Table 7. Thermal Characteristics



- ¹ Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
- ² Junction to Ambient Natural Convection
- ³ 1s Single layer board, one signal layer
- ⁴ 2s2p Four layer board, 2 signal and 2 power layers

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad \qquad Eqn. 3$$

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the



Num	С	Parameter	Symbol	Min	Typical ¹	Мах	Unit
		DC injection current ^{5 6 7 8} (single pin limit) V _{IN} >V _{DD} V _{IN} <v<sub>SS</v<sub>		0 0	_	2 0.2	mA
22	D	DC injection current (Total MCU limit, includes sum of all stressed pins) $ \begin{array}{c} V_{IN} > V_{DD} \\ V_{IN} < V_{SS} \end{array} $	Ι _{ΙC}	0 0	_	25 5	mA

Table 10. DC Characteristics (continued)

¹ Typical values are based on characterization data at 25°C unless otherwise stated.

² Measured with $V_{In} = V_{DD}$ or V_{SS} .

³ Measured with $V_{In} = V_{SS}$.

⁴ Measured with $V_{In} = V_{DD}$.

⁵ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

 6 All functional non-supply pins are internally clamped to V_{SS} and V_{DD}.

⁷ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁸ The RESET pin does not have a clamp diode to V_{DD} . Do not drive this pin above V_{DD} .



Figure 5. Typical I_{OH} vs. V_{DD} - V_{OH} at V_{DD} = 3 V (Low Drive, PTxDSn = 0)





Figure 6. Typical I_{OH} vs. V_{DD} - V_{OH} at V_{DD} = 3 V (High Drive, PTxDSn = 1)



Figure 7. Typical I_{OH} vs. V_{DD} - V_{OH} at V_{DD} = 5 V (Low Drive, PTxDSn = 0)





Figure 8. Typical I_{OH} vs. V_{DD} – V_{OH} at V_{DD} = 5 V (High Drive, PTxDSn = 1)



2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	С	Parameter		Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
			0 M⊔≂		5	2.27	_	
		-			3.3	2.24	_	
			4 MHz		5	3.67	_	
4	т	Run supply current measured at	4 1011 12		3.3	3.64	_	
		system clock at:	8 MH7		5	6.55		
			0 1011 12		3.3	6.54		
			16 MHz		5	11.90		
					3.3	11.85		
			2 MHz		5	3.28	_	
			2		3.3	3.26	_	
			4 MHz		5	4.33		
2 T	Run supply current measured at			3.3	4.32			
		system clock at:	8 MHz		5	8.17	_	-
					3.3	8.05	_	
			16 MHz		5	14.8		
			RI _{DD}	3.3	14.74		mA	
		Run supply current measured at FBE mode, all modules off (RANGE = 1, HGO = 0), system	2 MHz	-	5	3.28	_	
					3.3	3.26	_	
			4 MHz		5	4.69	_	
3	т				3.3	4.67	—	
			8 MHz		5	7.48	—	
		CIUCK al.			3.3	7.46	—	
			16 MHz		5	13.10	—	
				-	3.3	13.07	—	
			2 MHz		5	3.64	_	
				-	3.3	3.63	—	
		Bun supply current measured at	4 MHz		5	5.38	—	
4	т	FBE mode, all modules on		-	3.3	5.35	—	
		(RANGE = 1, HGO = 0), system	8 MH7		5	8.65		
					3.3	8.64	—	
			16 MHz		5	15.55	—	
				3.3	15.40	—		



Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
E	6	Wait mode supply ³ current measured at		5	1.3	2	m (
5		(CPU clock = 2 MHz, f _{Bus} = 1 MHz)		3	1.29	2	ША
6	C	Wait mode supply ³ current measured at	\A/I	5	5.11	8	m۸
0	U	(CPU clock = 16 MHz, t _{Bus} = 8 MHz)	VV DD	3	5.1	8	
7	C	Wait mode supply ³ current measured at		5	15.24	25	mΔ
/	Ŭ	(CPU clock = 50 MHz, t _{Bus} = 25 MHz)		3	15.2	25	ША
8	C	Stop2 mode supply current -40 °C 25 °C 120 °C	S2I _{DD}	5	1.40	2.5 2.5 200	μA
8	U	–40 °C 25 °C 120 °C		3	1.16	2.5 2.5 200	μΑ
9 C	С	Stop3 mode supply current -40 °C 25 °C 120 °C	S3L	5	1.60	2.5 2.5 220	μA
		–40 °C 25 °C 120 °C	DD	3	1.35	2.5 2.5 220	μA
10	С	BTI adder to stop2 or stop3 3 25 °C	S23lppp=	5	300		nA
				3	300		nA
11	С	Adder to stop3 for oscillator enabled ⁴ (ERCLKEN =1 and EREFSTEN = 1)	S3I _{DDOSC}	5, 3	5		μA

Table 11.	Supply Current	Characteristics	(continued)
-----------	----------------	-----------------	-------------

¹ Typicals are measured at 25 °C.

² Values given here are preliminary estimates prior to completing characterization.

³ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.

⁴ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).



Figure 9. Typical Run I_{DD} vs. System Clock Freq. for FEI and FBE Modes

2.7 Analog Comparator (ACMP) Electricals

Table 12. Analog Comparator Electrical Specifications

Num	С	Rating	Symbol	Min	Typical	Max	Unit
1		Supply voltage	V _{DD}	2.7	_	5.5	V
2	Т	Supply current (active)	I _{DDAC}	—	20	35	μA
3	D	Analog input voltage	V _{AIN}	V _{SS} – 0.3		V _{DD}	V
4	D	Analog input offset voltage	V _{AIO}	—	20	40	mV
5	D	Analog comparator hysteresis	V _H	3.0	6.0	20.0	mV
6	D	Analog input leakage current	I _{ALKG}	—	_	1.0	μA
7	D	Analog comparator initialization delay	t _{AINIT}	—		1.0	μS
8	Ρ	Bandgap voltage reference factory trimmed at V_{DD} = 5.3248 V, Temp = 25 °C	V _{BG}	1.18	1.20	1.21	v



Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment	
7	Р	Conversion time (including sample time)	Short sample (ADLSMP = 0)	t _{ADC}	_	20	_	ADCK cycles	See	
			Long sample (ADLSMP = 1)			40			Table 10 for	
_	-	Sample time	Short sample (ADLSMP = 0)			3.5		ADCK cycles	conversion time	
8			Long sample (ADLSMP = 1)	IADS		23.5			variances	
	Т	- Total unadjusted error	12-bit mode	E _{TUE}		±3.0		LSB ²	Includes quantizatio n	
9	Р		10-bit mode			±1	±2.5			
	т		8-bit mode			±0.5	±1.0			
	Т		12-bit mode			±1.75	—	LSB ²		
10	Р	Differential non-linearity	10-bit mode ³	DNL		±0.5	±1.0			
	Т		8-bit mode ³			±0.3	±0.5			
	Т	Integral non-linearity	12-bit mode	INL	_	±1.5	—	LSB ²		
11	Т		10-bit mode			±0.5	±1.0			
	Т		8-bit mode			±0.3	±0.5			
12	Т	Zero-scale error	12-bit mode	E _{ZS}	_	±1.5	—	LSB ²	V _{ADIN} = V _{SSA}	
	Р		10-bit mode		_	±0.5	±1.5			
	Т		8-bit mode	-	_	±0.5	±0.5		004	
13	Т	Full-scale error	12-bit mode			±1	—	LSB ²	V _{ADIN} = V _{DDA}	
	Р		10-bit mode	E _{FS}		±0.5	±1			
	Т		8-bit mode	-	_	±0.5	±0.5			
	D	Quantization error	12-bit mode			-1 to 0	—			
14			10-bit mode	EQ	_	—	±0.5	LSB ²		
			8-bit mode			—	±0.5			
	D	Input leakage error	12-bit mode	E _{IL}	_	±1	—	LSB ²	Pad leakage ⁴ *	
15			10-bit mode			±0.2	±2.5			
			8-bit mode		_	±0.1	±1		R _{AS}	
16	D	Temp sensor voltage	25°C	V _{TEMP25}		1.396	_	V		
17		D Temp sensor slope	–40 °C–25 °C	m			3.266	—	m M = 0	
17	ם		25 °C–85 °C		_	3.638	—	mv/°C		

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

¹ Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{\text{REFH}} - V_{\text{REFL}})/2^{\text{N}}$.



Table 16. MCG Frequency Specifications (continued)(Temperature Range = -40 to 105 °C Ambient)

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
18	D	Lock exit frequency tolerance ⁸	D _{unl}	±4.47	_	±5.97	%
19	D	Lock time — FLL	t _{fll_lock}	_	_	t _{fII_acquire+} 1075(1/ ^f int_t)	S
20	D	Lock time — PLL	t _{pll_lock}	_	_	t _{pll_acquire+} 1075(1/ ^f pll_ref)	S
21	D	Loss of external clock minimum frequency — RANGE = 0	f _{loc_low}	$(3/5) \times f_{int}$		_	kHz

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

² The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

³ This specification applies when the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁴ This specification applies when the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁵ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

⁶ 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.

⁷ Below D_{lock} minimum, the MCG enters lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.

⁸ Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.



2.11.1 Control Timing

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	dc		24	MHz
2	D	Internal low-power oscillator period	t _{LPO}	800	_	1500	μs
3	D	External reset pulse width ² (t _{cyc} = 1/f _{Self_reset})	t _{extrst}	100	_	_	ns
4	D	Reset low drive	t _{rstdrv}	$66 imes t_{cyc}$	-	-	ns
5	D	Active background debug mode latch setup time	t _{MSSU}	500			ns
6	D	Active background debug mode latch hold time	t _{MSH}	100	_	_	ns
7	D	IRQ pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
8	D	KBIPx pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
9	D	Port rise and fall time $(load = 50 \text{ pF})^4$ Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive	t _{Rise} , t _{Fall}		11 35 40 75	_	ns

Table 17. Control Timing

¹ Typical values are based on characterization data at $V_{DD} = 5.0$ V, 25 °C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 4 $\,$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 105 °C.



MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7





1. Not defined but normally MSB of character just received





Figure 18. SPI Slave Timing (CPHA = 1)

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see Chapter 4, "Memory."



Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	_	Supply voltage for program/erase	V _{prog/erase}	2.7 — 5.5		V	
2	—	- Supply voltage for read operation V _{Read} 2.7 —		5.5	V		
3	—	Internal FCLK frequency ²	f _{FCLK}	150	—	200	kHz
4	—	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	—	6.67	μS
5	—	Byte program time (random location) ²	t _{prog}		9		t _{Fcyc}
6	—	Byte program time (burst mode) ²	t _{Burst} 4		t _{Fcyc}		
7	—	Page erase time ³	t _{Page}	4000		t _{Fcyc}	
8	—	Mass erase time ²	t _{Mass}		20,000		t _{Fcyc}
9	с	Program/erase endurance ⁴ T_L to $T_H = -40$ °C to 105 °C T = 25 °C	_	10,000			cycles
10	С	Data retention ⁵	t _{D_ret}	15	100	_	years

Table 21. Flash Characteristics

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

² The frequency of this clock is controlled by a software setting.

³ These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

- ⁴ Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory.*
- ⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.*

2.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

2.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.



Mechanical Outline Drawings

3 Mechanical Outline Drawings

Table 22 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MCF51AC256 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 22, or
- Open a browser to the FreescaleÆ website (http://www.freescale.com), and enter the appropriate document number (from Table 22) in the "Enter Keyword" search box at the top of the page.

Pin Count	Туре	Document No.
80	LQFP	98ARL10530D
64	LQFP	98ASS23234W
64	QFP	98ASB42844B
44	LQFP	98ASS23225W

Table 22. Package Information





4 Revision History

Table 23. Revision History

Revision	Description
1	Initial published
2	Updated ADC channels, Item 1, 4-5 on Table 2.10
3	Completed all theTBDs. Changed RTC to RTI in Figure 1. Corrected the block diagram. Changed V_{DDAD} to V_{DDA} , V_{SSAD} to V_{SSA} . Added charge device model data and removed machine data in Table 8. Updated the specifications of V_{LVDH} , V_{LVDL} , V_{LVWH} and V_{LVWL} in Table 10. Updated S2I _{DD} , S3I _{DD} in Table 11. Added C column in Table 14. Updated f _{dco_DMX32} in Table 16.
4	Corrected the expansion of SPI to serial peripheral interface.
5	Updated V _{LVDL} in the Table 10. Updated RI _{DD} in the Table 11.
6	Updated V _{LVDH} , V _{LVDL} , V _{LVWH} and V _{LVWL} in the Table 10. Added LPO on the Figure 1 and LPO features in the Section 1.3, "Features."
7	Added 44-pin LQFP package information for AC256 and AC128.