

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 20x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac128ccfuer

Table of Contents

1	MCF51AC256 Family Configurations	3	Figure 8.Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (High Drive, PTxDSn = 1)	24
1.1	Device Comparison	3	Figure 9.Typical Run IDD vs. System Clock Freq. for FEI and FBE Modes	27
1.2	Block Diagram	4	Figure 10.ADC Input Impedance Equivalency Diagram	29
1.3	Features	6	Figure 11.Reset Timing	34
1.3.1	Feature List	7	Figure 12.IRQ/KBIPx Timing	34
1.4	Part Numbers	10	Figure 13.Timer External Clock	35
1.5	Pinouts and Packaging	12	Figure 14.Timer Input Capture Pulse	35
2	Electrical Characteristics	17	Figure 15.SPI Master Timing (CPHA = 0)	37
2.1	Parameter Classification	17	Figure 16.SPI Master Timing (CPHA = 1)	37
2.2	Absolute Maximum Ratings	17	Figure 17.SPI Slave Timing (CPHA = 0)	38
2.3	Thermal Characteristics	18	Figure 18.SPI Slave Timing (CPHA = 1)	38
2.4	Electrostatic Discharge (ESD) Protection Characteristics 19			
2.5	DC Characteristics	20		
2.6	Supply Current Characteristics	25		
2.7	Analog Comparator (ACMP) Electricals	27		
2.8	ADC Characteristics	28		
2.9	External Oscillator (XOSC) Characteristics	31		
2.10	MCG Specifications	32		
2.11	AC Characteristics	33		
2.11.1	Control Timing	34		
2.11.2	Timer (TPM/FTM) Module Timing	35		
2.11.3	MSCAN	35		
2.12	SPI Characteristics	36		
2.13	Flash Specifications	38		
2.14	EMC Performance	39		
2.14.1	Radiated Emissions	39		
3	Mechanical Outline Drawings	40		
4	Revision History	41		

List of Figures

Figure 1.	MCF51AC256 Series Block Diagram	5
Figure 2.	MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP	12
Figure 3.	MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP	13
Figure 4.	MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP	14
Figure 5.	Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (Low Drive, PTxDSn = 0)	22
Figure 6.	Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (High Drive, PTxDSn = 1)	23
Figure 7.	Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (Low Drive, PTxDSn = 0)	23

List of Tables

Table 1.	MCF51AC256 Series Device Comparison	3
Table 2.	MCF51AC256 Series Functional Units	6
Table 3.	Orderable Part Number Summary	10
Table 4.	Pin Availability by Package Pin-Count	14
Table 5.	Parameter Classifications	17
Table 6.	Absolute Maximum Ratings	18
Table 7.	Thermal Characteristics	18
Table 8.	ESD and Latch-up Test Conditions	20
Table 9.	ESD and Latch-Up Protection Characteristics	20
Table 10.	DC Characteristics	20
Table 11.	Supply Current Characteristics	25
Table 12.	Analog Comparator Electrical Specifications	27
Table 13.5	Volt 12-bit ADC Operating Conditions	28
Table 14.5	Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}$)	29
Table 15.	Oscillator Electrical Specifications (Temperature Range = -40 to 105 °C Ambient)	31
Table 16.	MCG Frequency Specifications (Temperature Range = -40 to 105 °C Ambient)	32
Table 17.	Control Timing	34
Table 18.	TPM/FTM Input Timing	35
Table 19.	MSCAN Wake-Up Pulse Characteristics	35
Table 20.	SPI Timing	36
Table 21.	Flash Characteristics	39
Table 22.	Package Information	40
Table 23.	Revision History	41

1 MCF51AC256 Family Configurations

1.1 Device Comparison

The MCF51AC256 series is summarized in [Table 1](#).

Table 1. MCF51AC256 Series Device Comparison

Feature	MCF51AC256A		MCF51AC256B			MCF51AC128A		MCF51AC128C								
	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin						
Flash memory size (Kbytes)	256						128									
RAM size (Kbytes)	32						32 or 16 ¹									
V1 ColdFire core with BDM (background debug module)							Yes									
ACMP1 (analog comparator)							Yes									
ACMP2 (analog comparator)	Yes		Yes		No	Yes				No						
ADC (analog-to-digital converter) channels (12-bit)	24	20	24	20	9	24	20	24	20	9						
CAN (controller area network)	Yes		No			Yes		No								
COP (computer operating properly)							Yes									
CRC (cyclic redundancy check)							Yes									
RTI							Yes									
DBG (debug)							Yes									
IIC1 (inter-integrated circuit)							Yes									
IRQ (interrupt request input)							Yes									
INTC (interrupt controller)							Yes									
KBI (keyboard interrupts)							Yes									
LVD (low-voltage detector)							Yes									
MCG (multipurpose clock generator)							Yes									
OSC (crystal oscillator)							Yes									
Port I/O ²	69	54	69	54	36	69	54	69	54	36						
GPIO (rapid general-purpose I/O)	16				12	16				12						
SCI1, SCI2 (serial communications interfaces)							Yes									
SPI1 (serial peripheral interface)							Yes									
SPI2 (serial peripheral interface)	Yes	No	Yes	No		Yes	No	Yes	No							
FTM1 (flexible timer module) channels	6				4	6				4						
FTM2 channels	6	2	6	2	2	6	2	6	2	2						

1.3 Features


Table 2 describes the functional units of the MCF51AC256 series.

Table 2. MCF51AC256 Series Functional Units

Functional Unit	Function
CF1 Core (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
Flash (flash memory)	Provides storage for program code, constants and variables
RAM (random-access memory)	Provides storage for program variables
GPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
COP (computer operating properly)	Monitors a countdown timer and generates a reset if the timer is not regularly reset by the software
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provides a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
ACMP1, ACMP2 (analog comparators)	Compares two analog inputs
IIC (inter-integrated circuit)	Supports standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the PLL or FLL
LPO (low-power oscillator)	Provides a second clock source for COP and RTI.
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1 (8-bit serial peripheral interfaces)	Provides 8-bit 4-pin synchronous serial interface
SPI2 (16-bit serial peripheral interfaces)	Provides 16-bit 4-pin synchronous serial interface with FIFO

MCF51AC256 Family Configurations

- Double-buffered transmit and receive
- Serial clock phase and polarity options
- Slave select output
- Selectable MSB-first or LSB-first shifting
- 16-bit and FIFO operations in SPI2
- Input/Output
 - 69 GPIOs
 - 8 keyboard interrupt pins with selectable polarity
 - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
 - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

1.4 Part Numbers**Table 3. Orderable Part Number Summary**

Freescale Part Number	Description	Flash / SRAM (Kbytes)	Package	Temperature
MCF51AC256AVFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	-40°C to 105°C
MCF51AC256BFUFE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	-40°C to 105°C
MCF51AC256AVLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	-40°C to 105°C
MCF51AC256BVLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	-40°C to 105°C
MCF51AC256AVPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	-40°C to 105°C
MCF51AC256BVPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	-40°C to 105°C
MCF51AC128AVFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	-40°C to 105°C
MCF51AC128CVFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	-40°C to 105°C
MCF51AC128AVLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	-40°C to 105°C
MCF51AC128CVLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	-40°C to 105°C
MCF51AC128AVPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	-40°C to 105°C
MCF51AC128CPVUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	-40°C to 105°C
MCF51AC256ACFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	-40°C to 85°C
MCF51AC256BCFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	-40°C to 85°C
MCF51AC256ACLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	-40°C to 85°C
MCF51AC256BCLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	-40°C to 85°C

1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.




Figure 3. MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP

Figure 4 shows the pinout of the 44-pin LQFP.




Figure 4. MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP

Table 4 shows the package pin assignments.

Table 4. Pin Availability by Package Pin-Count

Pin Number			Lowest <-- Priority --> Highest			
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
1	1	1	PTC4	SS2		
2	2	2	IRQ	TPMCLK ¹		
3	3	3	RESET			
4	4	4	PTF0	GPIO8	FTM1CH2	
5	5	5	PTF1	GPIO9	FTM1CH3	
6	6	—	PTF2	GPIO10	FTM1CH4	
7	7	—	PTF3	GPIO11	FTM1CH5	

Table 4. Pin Availability by Package Pin-Count (continued)

Pin Number			Lowest <-- Priority --> Highest			
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
49	37	26	PTB3	AD1P3		
50	38	—	PTB4	AD1P4		
51	39	—	PTB5	AD1P5		
52	40	—	PTB6	AD1P6		
53	41	—	PTB7	AD1P7		
54	42	27	PTD0	AD1P8	ACMP1+	
55	43	28	PTD1	AD1P9	ACMP1-	
56	44	29	V _{DDA}			
57	45	30	V _{SSA}			
58	46	31	PTD2	KBI1P5	AD1P10	ACMP1O
59	47	32	PTD3	KBI1P6	AD1P11	
60	48	33	PTG3	KBI1P3	AD1P18	
61	49	—	PTG4	KBI1P4	AD1P19	
62	50	—	PTD4	FTM2CLK	AD1P12	
63	51	—	PTD5	AD1P13		
64	52	—	PTD6	FTM1CLK	AD1P14	
65	53	—	PTD7	KBI1P7	AD1P15	
66	54	34	V _{REFH}			
67	55	35	V _{REFL}			
68	56	36	BKGD	MS		
69	57	37	PTG5	XTAL		
70	58	38	PTG6	EXTAL		
71	59	39	V _{SS}			
72	—	—	V _{DD}			
73	60	40	PTC0	SCL1		
74	61	41	PTC1	SDA1		
75	—	—	PTH4	SPCK2		
76	—	—	PTH5	MOSI2		
77	—	—	PTH6	MISO2		
78	62	42	PTC2	MCLK		
79	63	43	PTC3	TxD2		
80	64	44	PTC5	RxD2		

¹ TPMCLK, FTM1CLK, and FTM2CLK options are configured via software; out of reset, FTM1CLK, FTM2CLK, and TPMCLK are available to FTM1, FTM2, and TPM3 respectively.

² TxCAN is available in the member that supports CAN.

³ RxCAN is available in the member that supports CAN.

Table 6. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to 5.8	V
Input voltage	V _{In}	-0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	±25	mA
Maximum current into V _{DD}	I _{DD}	120	mA
Storage temperature	T _{stg}	-55 to 150	°C

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

² All functional non-supply pins are internally clamped to V_{SS} and V_{DD}.

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take P_{I/O} into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 7. Thermal Characteristics

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	-40 to 105	°C
Maximum junction temperature	T _J	150	°C
Thermal resistance ^{1,2,3,4}			
80-pin LQFP		51	
	1s	38	
64-pin LQFP		59	
	1s	41	
64-pin QFP	θ _{JA}	50	°C/W
	2s2p	36	
44-pin LQFP		67	
	1s	45	
	2s2p		

Electrical Characteristics

applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 8. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
Human body	Series resistance	R1	1500	Ω
	Storage capacitance	C	100	pF
	Number of pulse per pin	—	3	—
Charge device model	Series resistance	R1	0	Ω
	Storage capacitance	C	0	pF
	Number of pulse per pin	—	3	—
Latch-up	Minimum input voltage limit	—	-2.5	V
	Maximum input voltage limit	—	7.5	V

Table 9. ESD and Latch-Up Protection Characteristics

Num	Rating	Symbol	Min	Max	Unit
1	Human body model (HBM)	V_{HBM}	± 2000	—	V
2	Charge device model (CDM)	V_{CDM}	± 500	—	V
3	Latch-up current at $T_A = 85^\circ\text{C}$	I_{LAT}	± 100	—	mA

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 10. DC Characteristics

Num	C	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	—	Operating voltage		2.7	—	5.5	V
2	P	Output high voltage — Low drive ($PTxDSn = 0$) 5 V, $I_{Load} = -4 \text{ mA}$ 3 V, $I_{Load} = -2 \text{ mA}$ 5 V, $I_{Load} = -2 \text{ mA}$ 3 V, $I_{Load} = -1 \text{ mA}$	V_{OH}	$V_{DD} - 1.5$	—	—	V
				$V_{DD} - 1.5$	—	—	
				$V_{DD} - 0.8$	—	—	
				$V_{DD} - 0.8$	—	—	
	P	Output high voltage — High drive ($PTxDSn = 1$) 5 V, $I_{Load} = -15 \text{ mA}$ 3 V, $I_{Load} = -8 \text{ mA}$ 5 V, $I_{Load} = -8 \text{ mA}$ 3 V, $I_{Load} = -4 \text{ mA}$	V_{OH}	$V_{DD} - 1.5$	—	—	V
				$V_{DD} - 1.5$	—	—	
				$V_{DD} - 0.8$	—	—	
				$V_{DD} - 0.8$	—	—	




Figure 6. Typical I_{OH} vs. $V_{DD} - V_{OH}$ at $V_{DD} = 3$ V (High Drive, $PTxDSn = 1$)




Figure 7. Typical I_{OH} vs. $V_{DD} - V_{OH}$ at $V_{DD} = 5$ V (Low Drive, $PTxDSn = 0$)




Figure 8. Typical I_{OH} vs. $V_{DD} - V_{OH}$ at $V_{DD} = 5$ V (High Drive, PTxDs_n = 1)




Figure 9. Typical Run I_{DD} vs. System Clock Freq. for FEI and FBE Modes

2.7 Analog Comparator (ACMP) Electricals

Table 12. Analog Comparator Electrical Specifications

Num	C	Rating	Symbol	Min	Typical	Max	Unit
1	—	Supply voltage	V_{DD}	2.7	—	5.5	V
2	T	Supply current (active)	I_{DDAC}	—	20	35	μA
3	D	Analog input voltage	V_{AIN}	$V_{SS} - 0.3$	—	V_{DD}	V
4	D	Analog input offset voltage	V_{AIO}	—	20	40	mV
5	D	Analog comparator hysteresis	V_H	3.0	6.0	20.0	mV
6	D	Analog input leakage current	I_{ALKG}	—	—	1.0	μA
7	D	Analog comparator initialization delay	t_{AINIT}	—	—	1.0	μs
8	P	Bandgap voltage reference factory trimmed at $V_{DD} = 5.3248$ V, Temp = 25 °C	V_{BG}	1.18	1.20	1.21	V




Figure 10. ADC Input Impedance Equivalency Diagram

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Num	C	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
1	T	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I_{DDA}	—	133	—	μA	
2	T	Supply current ADLPC = 1 ADLSM = 0 ADCO = 1		I_{DDA}	—	218	—	μA	
3	T	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I_{DDA}	—	327	—	μA	
4	D	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I_{DDA}	—	0.582	1	mA	
5	T	Supply current	Stop, reset, module off	I_{DDA}	—	0.011	1	μA	
6	P	ADC asynchronous clock source	High speed (ADLPC = 0)	f_{ADACK}	2	3.3	5	MHz	$t_{ADACK} = 1/f_{ADACK}$
			Low power (ADLPC = 1)		1.25	2	3.3		


Electrical Characteristics

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Num	C	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
7	P	Conversion time (including sample time)	Short sample (ADLSMP = 0)	t_{ADC}	—	20	—	ADCK cycles	See Table 10 for conversion time variances
			Long sample (ADLSMP = 1)		—	40	—		
8	T	Sample time	Short sample (ADLSMP = 0)	t_{ADS}	—	3.5	—	ADCK cycles	
			Long sample (ADLSMP = 1)		—	23.5	—		
9	T	Total unadjusted error	12-bit mode	E_{TUE}	—	± 3.0	—	LSB ²	Includes quantization
	P		10-bit mode		—	± 1	± 2.5		
	T		8-bit mode		—	± 0.5	± 1.0		
10	T	Differential non-linearity	12-bit mode	DNL	—	± 1.75	—	LSB ²	
	P		10-bit mode ³		—	± 0.5	± 1.0		
	T		8-bit mode ³		—	± 0.3	± 0.5		
11	T	Integral non-linearity	12-bit mode	INL	—	± 1.5	—	LSB ²	
	T		10-bit mode		—	± 0.5	± 1.0		
	T		8-bit mode		—	± 0.3	± 0.5		
12	T	Zero-scale error	12-bit mode	E_{ZS}	—	± 1.5	—	LSB ²	$V_{ADIN} = V_{SSA}$
	P		10-bit mode		—	± 0.5	± 1.5		
	T		8-bit mode		—	± 0.5	± 0.5		
13	T	Full-scale error	12-bit mode	E_{FS}	—	± 1	—	LSB ²	$V_{ADIN} = V_{DDA}$
	P		10-bit mode		—	± 0.5	± 1		
	T		8-bit mode		—	± 0.5	± 0.5		
14	D	Quantization error	12-bit mode	E_Q	—	-1 to 0	—	LSB ²	
	D		10-bit mode		—	—	± 0.5		
	D		8-bit mode		—	—	± 0.5		
15	D	Input leakage error	12-bit mode	E_{IL}	—	± 1	—	LSB ²	Pad leakage ^{4 *} R_{AS}
	D		10-bit mode		—	± 0.2	± 2.5		
	D		8-bit mode		—	± 0.1	± 1		
16	D	Temp sensor voltage	25°C	V_{TEMP25}	—	1.396	—	V	
17	D	Temp sensor slope	-40 °C–25 °C	m	—	3.266	—	mV/°C	
			25 °C–85 °C		—	3.638	—		

¹ Typical values assume $V_{DDA} = 5.0$ V, Temp = 25 °C, $f_{ADCK} = 1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$.



2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = –40 to 105 °C Ambient)

Num	C	Rating	Symbol	Min	Typical ¹	Max	Unit
1	C	Internal reference frequency — factory trimmed at $V_{DD} = 5$ V and temperature = 25 °C	f_{int_ft}	—	32.768	—	kHz
2	C	Average internal reference frequency — untrimmed	f_{int_ut}	31.25	—	39.0625	kHz
3	T	Internal reference startup time	t_{irefst}	—	60	100	μs
4	C	DCO output frequency range — untrimmed ²	f_{dco_ut}	16	—	20	MHz
	C			32	—	40	
	C			48	—	60	
5	P	DCO output frequency ² reference =32768Hz and DMX32 = 1	f_{dco_DMX32}	—	16.82	—	MHz
	P			—	33.69	—	
	P			—	50.48	—	
6	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco_res_t}$	—	±0.1	±0.2	% f_{dco}
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco_res_t}$	—	±0.2	±0.4	% f_{dco}
8	D	Total deviation of trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	—	0.5 –1.0	±2	% f_{dco}
9	D	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0–70 °C	Δf_{dco_t}	—	±0.5	±1	% f_{dco}
10	D	FLL acquisition time ³	$t_{fll_acquire}$	—	—	1	ms
11	D	PLL acquisition time ⁴	$t_{pll_acquire}$	—	—	1	ms
12	D	Long term jitter of DCO output clock (averaged over 2ms interval) ⁵	C_{Jitter}	—	0.02	0.2	% f_{dco}
13	D	VCO operating frequency	f_{vco}	7.0	—	55.0	MHz
16	D	Jitter of PLL output clock measured over 625 ns ⁶	$f_{pll_jitter_625ns}$	—	0.566 ⁶	—	% f_{pll}
17	D	Lock entry frequency tolerance ⁷	D_{lock}	±1.49	—	±2.98	%

Table 16. MCG Frequency Specifications (continued)(Temperature Range = -40 to 105 °C Ambient)

Num	C	Rating	Symbol	Min	Typical ¹	Max	Unit
18	D	Lock exit frequency tolerance ⁸	D _{unl}	±4.47	—	±5.97	%
19	D	Lock time — FLL	t _{FLL_lock}	—	—	t _{FLL_acquire+1075(1/f_{int_t})}	s
20	D	Lock time — PLL	t _{PLL_lock}	—	—	t _{PLL_acquire+1075(1/f_{PLL_ref})}	s
21	D	Loss of external clock minimum frequency — RANGE = 0	f _{loc_low}	(3/5) × f _{int}	—	—	kHz

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

² The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

³ This specification applies when the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁴ This specification applies when the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁵ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

⁶ 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.

⁷ Below D_{lock} minimum, the MCG enters lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.

⁸ Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

2.11 AC Characteristics


This section describes ac timing characteristics for each peripheral system.

2.12 SPI Characteristics

Table 20 and Figure 15 through Figure 18 describe the timing requirements for the SPI system.


Table 20. SPI Timing

No.	C	Function	Symbol	Min	Max	Unit
—	D	Operating frequency Master Slave	f_{op}	$f_{Bus}/2048$ 0	$f_{Bus}/2$ $f_{Bus}/4$	Hz
1	D	SPSCK period Master Slave	t_{SPSCK}	2 4	2048	t_{cyc} t_{cyc}
2	D	Enable lead time Master Slave	t_{Lead}	1/2 1	—	t_{SPSCK} t_{cyc}
3	D	Enable lag time Master Slave	t_{Lag}	1/2 1	—	t_{SPSCK} t_{cyc}
4	D	Clock (SPSCK) high or low time Master Slave	t_{WSPSCK}	$t_{cyc} - 30$ $t_{cyc} - 30$	$1024 t_{cyc}$ —	ns ns
5	D	Data setup time (inputs) Master Slave	t_{SU}	15 15	—	ns ns
6	D	Data hold time (inputs) Master Slave	t_{HI}	0 25	—	ns ns
7	D	Slave access time	t_a	—	1	t_{cyc}
8	D	Slave MISO disable time	t_{dis}	—	1	t_{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t_v	—	25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t_{HO}	0 0	—	ns ns
11	D	Rise time Input Output	t_{RI} t_{RO}	—	$t_{cyc} - 25$ 25	ns ns
12	D	Fall time Input Output	t_{FI} t_{FO}	—	$t_{cyc} - 25$ 25	ns ns



NOTES:

1. SS⁽¹⁾ output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 15. SPI Master Timing (CPHA = 0)

NOTES:

1. SS⁽¹⁾ output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 16. SPI Master Timing (CPHA = 1)

Electrical Characteristics



NOTE:

1. Not defined but normally MSB of character just received

Figure 17. SPI Slave Timing (CPHA = 0)

NOTE:

1. Not defined but normally LSB of character just received

Figure 18. SPI Slave Timing (CPHA = 1)

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see [Chapter 4, “Memory.”](#)