



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 20x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac128cvfue



MCF51AC256 Family Configurations

Table 1. MCF51AC256 Series Device Comparison (continued)

Feature	MCF51AC256A		MCF51AC256B		MCF51AC128A		MCF51AC128C			
reature	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin
TPM3 (timer pulse-width modulator) channels						2				
VBUS (debug visibility bus)	Yes	No	Yes	N	lo	Yes	No	Yes	N	0

¹ The members of MCF51AC128A with CAN support have 32 KB RAM. The other members have 16 KB RAM.

1.2 Block Diagram

Figure 1 shows the connections between the MCF51AC256 series pins and modules.

 $^{^{2}\,}$ Up to 16 pins on Ports E and F are shared with the ColdFire Rapid GPIO module.



1.3.1 Feature List

- 32-bit Version 1 ColdFire® central processor unit (CPU)
 - Up to 50.33 MHz at 2.7 V -5.5 V
 - Provide 0.94 Dhrystone 2.1 DMIPS per MHz performance when running from internal RAM (0.76 DMIPS per MHz when running from flash)
 - Implements instruction set revision C (ISA_C)
- On-chip memory
 - Up to 256 KB flash memory read/program/erase over full operating voltage and temperature
 - Up to 32 KB static random access memory (SRAM)
 - Security circuitry to prevent unauthorized access to SRAM and flash contents
- Power-Saving Modes
 - Three low-power stop plus wait modes
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- System protection features
 - Watchdog computer operating properly (COP) reset with options to run from independent LPO clock or bus clock
 - Low-voltage detection with reset or interrupt
 - Illegal opcode and illegal address detection with programmable reset or exception response
 - Flash block protection
- · Debug support
 - Single-wire background debug interface
 - Real-time debug support, with 6 hardware breakpoints (4 PC, 1 address pair and 1 data) that can be configured into a 1- or 2-level trigger
 - On-chip trace buffer provides programmable start/stop recording conditions plus support for continuous or PC-profiling modes
 - Support for real-time program (and optional partial data) trace using the debug visibility bus
- V1 ColdFire interrupt controller (CF1 INTC)
 - Support of 40 peripheral I/O interrupt requests plus seven software (one per level) interrupt requests
 - Fixed association between interrupt request source and level plus priority, up to two requests can be remapped to the highest maskable level + priority
 - Unique vector number for each interrupt source
 - Support for service routine interrupt acknowledge (software IACK) read cycles for improved system performance
- Multipurpose clock generator (MCG)
 - Oscillator (XOSC); loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - LPO clock as an optional independent clock source for COP and RTI
 - FLL/PLL controlled by internal or external reference



MCF51AC256 Family Configurations

- Trimmable internal reference allows 0.2% resolution and 2% deviation
- Analog-to-digital converter (ADC)
 - 24 analog inputs with 12 bits resolution
 - Output formatted in 12-, 10- or 8-bit right-justified format
 - Single or continuous conversion (automatic return to idle after single conversion)
 - Operation in low-power modes for lower noise operation
 - Asynchronous clock source for lower noise operation
 - Automatic compare with interrupt for less-than, or greater-than or equal-to, programmable value
 - On-chip temperature sensor
- Flexible timer/pulse-width modulators (FTM)
 - 16-bit Free-running counter or a counter with initial and final value. The counting can be up and unsigned, up and signed, or up-down and unsigned
 - Up to 6 channels, and each channel can be configured for input capture, output compare or edge-aligned PWM mode, all channels can be configured for center-aligned PWM mode
 - Channels can operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs)
 - Each pair of channels can be combined to generate a PWM signal (with independent control of both edges of PWM signal)
 - Deadtime insertion is available for each complementary pair
 - The load of the FTM registers which have write buffer can be synchronized; write protection for critical registers
 - Generation of the triggers to ADC (hardware trigger)
 - A fault input for global fault control
 - Backwards compatible with TPM
- Timer/pulse width modulator (TPM)
 - 16-bit free-running or modulo up/down count operation
 - Two channels, each channel may be input capture, output compare, or edge-aligned PWM
 - One interrupt per channel plus terminal count interrupt
- Cyclic redundancy check (CRC) generator
 - High speed hardware CRC generator circuit using 16-bit shift register
 - CRC16-CCITT compliancy with $x^{16} + x^{12} + x^5 + 1$ polynomial
 - Error detection for all single, double, odd, and most multi-bit errors
 - Programmable initial seed value
- Analog comparators (ACMP)
 - Full rail to rail supply operation
 - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
 - Option to compare to fixed internal bandgap reference voltage
 - Option to allow comparator output to be visible on a pin, ACMPxO



- Inter-integrated circuit (IIC)
 - Compatible with IIC bus standard
 - Multi-master operation
 - Software programmable for one of 64 different serial clock frequencies
 - Interrupt driven byte-by-byte data transfer
 - Arbitration lost interrupt with automatic mode switching from master to slave
 - Calling address identification interrupt
 - Bus busy detection
 - 10-bit address extension
- Controller area network (CAN)
 - Implementation of the CAN protocol Version 2.0A/B
 - Standard and extended data frames
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbps
 - Support for remote frames
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a "local priority" concept
 - Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable listen-only mode for monitoring of CAN bus
 - Programmable bus-off recovery functionality
 - Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
 - Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
 - Full-duplex, standard non-return-to-zero (NRZ) format
 - Double-buffered transmitter and receiver with separate enables
 - Programmable baud rates (13-bit modulo divider)
 - Interrupt-driven or polled operation
 - Hardware parity generation and checking
 - Programmable 8-bit or 9-bit character length
 - Receiver wakeup by idle-line or address-mark
 - Optional 13-bit break character generation / 11-bit break character detection
 - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
 - Master or slave mode operation
 - Full-duplex or single-wire bidirectional option
 - Programmable transmit bit rate

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



MCF51AC256 Family Configurations

- Double-buffered transmit and receive
- Serial clock phase and polarity options
- Slave select output
- Selectable MSB-first or LSB-first shifting
- 16-bit and FIFO operations in SPI2
- Input/Output
 - 69 GPIOs
 - 8 keyboard interrupt pins with selectable polarity
 - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
 - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

1.4 Part Numbers




Table 3. Orderable Part Number Summary

Freescale Part Number	Description	Flash / SRAM (Kbytes)	Package	Temperature
MCF51AC256AVFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256BVFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256AVLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	–40°C to 105°C
MCF51AC256BVLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	-40°C to 105°C
MCF51AC256AVPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	-40°C to 105°C
MCF51AC256BVPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	-40°C to 105°C
MCF51AC128AVFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	-40°C to 105°C
MCF51AC128CVFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	-40°C to 105°C
MCF51AC128AVLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	–40°C to 105°C
MCF51AC128CVLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	-40°C to 105°C
MCF51AC128AVPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	-40°C to 105°C
MCF51AC128CVPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	-40°C to 105°C
MCF51AC256ACFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256BCFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	-40°C to 85°C
MCF51AC256ACLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	-40°C to 85°C
MCF51AC256BCLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	-40°C to 85°C

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

MCF51AC256 Family Configurations

1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.






Figure 3. MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP

Figure 4 shows the pinout of the 44-pin LQFP.



Table 4. Pin Availability by Package Pin-Count (continued)

Pin Number			Lowe	est < Pric	ority> Hi	ghest
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
8	8	6	PTF4	RGPIO12	FTM2CH0	
9	9	_	PTC6	FTM2FLT		
10	10	_	PTF7	RGPIO15		
11	11	7	PTF5	RGPIO13	FTM2CH1	
12	12	_	PTF6	RGPIO14	FTM1FLT	
13		_	PTJ0	PST0		
14		_	PTJ1	PST1		
15		_	PTJ2	PST2		
16		_	PTJ3	PST3		
17	13	8	PTE0	RGPIO0	TxD1	
18	14	9	PTE1	RGPIO1	RxD1	
19	15	10	PTE2	RGPIO2	FTM1CH0	
20	16	11	PTE3	RGPIO3	FTM1CH1	
21	17	12	PTE4	RGPIO4	SS1	
22	18	13	PTE5	RGPIO5	MISO1	
23	19	14	PTE6	RGPIO6	MOSI1	
24	20	15	PTE7	RGPI07	SPSCK1	
25	21	16	V_{SS}			
26	22	17	V_{DD}			
27	_	_	PTJ4	DDATA0		
28	_	_	PTJ5	DDATA1		
29	_	_	PTJ6	DDATA2		
30	_	_	PTJ7	DDATA3		
31	23	18	PTG0	KBI1P0		
32	24	19	PTG1	KBI1P1		
33	25	20	PTG2	KBI1P2		
34	26	21	PTA0	TxCAN ²		
35	27	22	PTA1	RxCAN ³		
36	28	_	PTA2			
37	29	_	PTA3	ACMP2O		
38	30	_	PTA4	ACMP2-		
39	31	_	PTA5	ACMP2+		
40	32	_	PTA6	AD1P16		
41	33	_	PTA7	AD1P17		
42	_	_	PTH0	FTM2CH2	AD1P20	
43	_	_	PTH1	FTM2CH3	PSTCLK0	AD1P21
44	_	_	PTH2	FTM2CH4	PSTCLK1	AD1P22
45	_	_	PTH3	FTM2CH5	BKPT	AD1P23
46	34	23	PTB0	TPM3CH0	AD1P0	
47	35	24	PTB1	TPM3CH1	AD1P1	
48	36	25	PTB2	AD1P2		

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



This section contains electrical specification tables and reference timing diagrams for the MCF51AC256 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 **Parameter Classification**

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 5. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.2 **Absolute Maximum Ratings**

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 6 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7 Freescale Semiconductor 17



Table 6. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 5.8	٧
Input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ¹ , ² , ³	I _D	±25	mA
Maximum current into V _{DD}	I _{DD}	120	mA
Storage temperature	T _{stg}	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 7. Thermal Characteristics

Rating		Symbol	Value	Unit
Operating temperature range (packaged)		T _A	-40 to 105	°C
Maximum junction temperature		TJ	150	°C
Thermal resistance 1,2,3,4				
80-pin LQFP	1s		51	
64-pin LQFP	2s2p		38 59	
64-pin QFP	2s2p	$\theta_{\sf JA}$	41 50	°C/W
44 pin LOED	1s 2s2p		36	
44-pin LQFP	1s 2s2p		67 45	

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

 $^{^{2}}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.



applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 8. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
Human body	Series resistance	R1	1500	Ω
	Storage capacitance	С	100	pF
	Number of pulse per pin	_	3	
Charge device	Series resistance	R1	0	Ω
model	Storage capacitance	С	0	pF
	Number of pulse per pin	_	3	_
Latch-up	Minimum input voltage limit	_	-2.5	V
	Maximum input voltage limit	_	7.5	٧

Table 9. ESD and Latch-Up Protection Characteristics

Num	Rating	Symbol	Min	Max	Unit
1	Human body model (HBM)	V_{HBM}	±2000		V
2	Charge device model (CDM)	V _{CDM}	±500	_	V
3	Latch-up current at T _A = 85 °C	I _{LAT}	±100		mA

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 10. DC Characteristics

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	—	Operating voltage		2.7	_	5.5	V
		Output high voltage — Low drive (PTxDSn = 0)					
		5 V, $I_{Load} = -4 \text{ mA}$		V _{DD} – 1.5	_	_	
		3 V, $I_{Load} = -2 \text{ mA}$		V _{DD} – 1.5	_	_	
		5 V, $I_{Load} = -2 \text{ mA}$		$V_{DD} - 0.8$		_	
2	Р	3 V, $I_{Load} = -1 \text{ mA}$	V	$V_{DD} - 0.8$	_	_	V
	'	Output high voltage — High drive (PTxDSn = 1)	V _{OH}				V
		5 V, $I_{Load} = -15 \text{ mA}$		V _{DD} – 1.5	_	_	
		3 V, $I_{Load} = -8 \text{ mA}$		V _{DD} – 1.5		_	
		5 V, $I_{Load} = -8 \text{ mA}$		$V_{DD} - 0.8$	_	_	
		3 V, $I_{Load} = -4 \text{ mA}$		$V_{DD}^{-1} - 0.8$	_	_	



Table 10. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
3	Р	Output low voltage — Low Drive (PTxDSn = 0) 5 V, I _{Load} = 4 mA 3 V, I _{Load} = 2 mA 5 V, I _{Load} = 2 mA 3 V, I _{Load} = 1 mA	\ \	_	_	1.5 1.5 0.8 0.8	V
J	•	Output low voltage — High Drive (PTxDSn = 1) $5 \text{ V, } I_{\text{Load}} = 15 \text{ mA} \\ 3 \text{ V, } I_{\text{Load}} = 8 \text{ mA} \\ 5 \text{ V, } I_{\text{Load}} = 8 \text{ mA} \\ 3 \text{ V, } I_{\text{Load}} = 4 \text{ mA} \\ \end{cases}$	A	_	_	1.5 1.5 0.8 0.8	·
4	С	Output high current — Max total I _{OH} for all ports 5\ 3\		_	_	100 60	mA
5	С	Output low current — Max total I _{OL} for all ports 5 \ 3 \		_	_	100 60	mA
6	Р	Input high voltage; all digital inputs	V _{IH}	$0.65 \times V_{DD}$	_	_	V
7	Р	Input low voltage; all digital inputs	V _{IL}	_	_	$0.35 \times V_{DD}$	V
8	D	Input hysteresis; all digital inputs	V _{hys}	$0.06 \times V_{DD}$	_	_	mV
9	Р	Input leakage current; input only pins ²	II _{In} I	_	0.1	1	μΑ
10	Р	High impedance (off-state) leakage current ²	II _{OZ} I	_	0.1	1	μΑ
11	Р	Internal pullup resistors ³	R _{PU}	20	45	65	kΩ
12	Р	Internal pulldown resistors ⁴	R _{PD}	20	45	65	kΩ
13	С	Input capacitance; all non-supply pins	C _{In}	_	_	8	pF
14	Р	POR rearm voltage	V _{POR}	0.9	1.4	2.0	V
15	D	POR rearm time	t _{POR}	10	_	_	μS
16	Р	Low-voltage detection threshold — high range V _{DD} falling V _{DD} rising		4.2 4.27	4.35 4.4	4.5 4.6	V
17	Р	Low-voltage detection threshold — low range $V_{DD} \text{ falling } \\ V_{DD} \text{ rising } \\ V_{D$	V _{LVDL}	2.48 2.5	2.68 2.7	2.7 2.72	V
18	Р	Low-voltage warning threshold — high range ${\rm V_{DD}} \ {\rm falling} \\ {\rm V_{DD}} \ {\rm falling} \\ {\rm V_{DD}} \ {\rm rising} \\ {\rm V_{DD}} \ {\rm rising}$		4.2 4.27	4.4 4.45	4.5 4.6	V
19	Р	Low-voltage warning threshold low range ${\rm V_{DD}} \ {\rm falling} \\ {\rm V_{DD}} \ {\rm rising} \\$		2.48 2.5	2.68 2.7	2.7 2.72	V
20	Т	Low-voltage inhibit reset/recover hysteresis 5 \ 3 \		_	100 60	_	mV
21	D	RAM retention voltage	V_{RAM}	_	0.6	1.0	V

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



Table 10. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
		DC injection current ^{5 6 7 8} (single pin limit) V _{IN} >V _{DD} V _{IN} <v<sub>SS</v<sub>		0 0	_	2 -0.2	mA
22		DC injection current (Total MCU limit, includes sum of all stressed pins) $ \frac{V_{IN}>V_{DD}}{V_{IN}< V_{SS}} $	I _{IC}	0 0	I	25 -5	mA

Typical values are based on characterization data at 25°C unless otherwise stated.

- $^{6}\,$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- 8 The $\overline{\text{RESET}}$ pin does not have a clamp diode to V_{DD} . Do not drive this pin above V_{DD} .




Figure 5. Typical I_{OH} vs. V_{DD}-V_{OH} at V_{DD} = 3 V (Low Drive, PTxDSn = 0)

² Measured with $V_{In} = V_{DD}$ or V_{SS} .

 $^{^{3}}$ Measured with $V_{In} = V_{SS}$.

⁴ Measured with $V_{In} = V_{DD}$.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).



Table 11. Supply Current Characteristics (continued)

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
5	С	Wait mode supply ³ current measured at		5	1.3	2	- mA
3		(CPU clock = 2 MHz, f _{Bus} = 1 MHz)		3	1.29	2	ША
6	C	Wait mode supply ³ current measured at	WI _{DD}	5	5.11	8	mA
		(CPU clock = 16 MHz, f _{Bus} = 8 MHz)	טטייי	3	5.1	8	1117 (
7	С	Wait mode supply ³ current measured at		5	15.24	25	mA
,		(CPU clock = 50 MHz, f _{Bus} = 25 MHz)		3	15.2	25	1117 (
8	С	Stop2 mode supply current -40 °C 25 °C 120 °C -40 °C 25 °C 120 °C 120 °C	S2I _{DD}	5	1.40	2.5 2.5 200	μА
Ü			OZI _{DD}	3	1.16	2.5 2.5 200	μА
9	С	Stop3 mode supply current -40 °C 25 °C 120 °C	S3I _{DD}	5	1.60	2.5 2.5 220	μА
		–40 °C 25 °C 120 °C	· DD	3	1.35	2.5 2.5 220	μΑ
10	С	C RTI adder to stop2 or stop3 ³ , 25 °C	S23I _{DDRTI}	5	300		nA
		1111 44401 to stope of stope , 20		3	300		nA
11	С	Adder to stop3 for oscillator enabled ⁴ (ERCLKEN =1 and EREFSTEN = 1)	S3I _{DDOSC}	5, 3	5		μА

¹ Typicals are measured at 25 °C.

² Values given here are preliminary estimates prior to completing characterization.

Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode

⁴ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).



2.8 ADC Characteristics

Table 13. 5 Volt 12-bit ADC Operating Conditions

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
	D		Absolute	V_{DDA}	2.7	_	5.5	٧	
1	D	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	
2	D	Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA}) ²	ΔV _{SSA}	-100	0	100	mV	
3	D	Reference voltage high		V _{REFH}	2.7	V_{DDA}	V _{DDA}	٧	
4	D	Reference voltage low		V _{REFL}	V _{SSA}	V _{SSA}	V _{SSA}	٧	
5	D	Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
6	С	Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
7	С	Input resistance		R _{ADIN}	_	3	5	kΩ	
	С		12-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz				2 5		
8	С	Analog source resistance	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}	_		5 10	kΩ	External to MCU
	С		8-bit mode (all valid f _{ADCK})		_	_	10		
9	D	ADC conversion	High speed (ADLPC = 0)	f	0.4	_	8.0	MHz	
9	D	clock frequency	Low power (ADLPC = 1)	f _{ADCK}	0.4	_	4.0	- MHZ	

Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.



Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment	
-		Conversion	Short sample (ADLSMP = 0)			_	20	_	ADCK	See
7	Р	time (including sample time)	Long sample (ADLSMP = 1)	t _{ADC}	_	40	_	cycles	Table 10 for	
0	Т	Compute times	Short sample (ADLSMP = 0)		_	3.5		ADCK cycles	conversion time variances	
8	ı	Sample time	Long sample (ADLSMP = 1)	t _{ADS}	_	23.5	_			
	Т	Total	12-bit mode	E _{TUE}	_	±3.0	_		Includes quantizatio n	
9	Р	unadjusted	10-bit mode		_	±1	±2.5	LSB ²		
	Т	error	8-bit mode		_	±0.5	±1.0	ļ		
	Т		12-bit mode		_	±1.75	_			
10	Р	Differential non-linearity	10-bit mode ³	DNL	_	±0.5	±1.0	LSB ²		
	Т		8-bit mode ³		_	±0.3	±0.5			
	Т		12-bit mode		_	±1.5	_	LSB ²		
11	Т	Integral non-linearity	10-bit mode	INL	_	±0.5	±1.0			
	Т	, , , ,	8-bit mode		_	±0.3	±0.5			
	Т	Zero-scale error	12-bit mode	E _{ZS}	_	±1.5	_	LSB ²	V _{ADIN} = V _{SSA}	
12	Р		10-bit mode		_	±0.5	±1.5			
	Т		8-bit mode		_	±0.5	±0.5		JOA	
	Т	Full-scale error	12-bit mode	E _{FS}	_	±1	_			
13	Р		10-bit mode		_	±0.5	±1	LSB ²	$V_{ADIN} = V_{DDA}$	
	Т		8-bit mode		_	±0.5	±0.5		DDA	
			12-bit mode		_	-1 to 0	_			
14	D	Quantization error	10-bit mode	EQ	_	_	±0.5	LSB ²		
			8-bit mode		_	_	±0.5			
			12-bit mode		_	±1	_		Pad	
15	D	Input leakage error	10-bit mode	E_IL	E _{IL} —	±0.2	±2.5	LSB ²	leakage ⁴ *	
			8-bit mode		_	±0.1	±1		R _{AS}	
16	D	Temp sensor voltage	25°C	V _{TEMP25}	_	1.396	_	V		
17	Ь	Temp sensor	–40 °C–25 °C	- m	_	3.266	_	m\//oC		
17	D	slope	25 °C–85 °C		_	3.638	_	mV/°C		

Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$.



- Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes
- Based on input pad leakage current. Refer to pad electricals.

External Oscillator (XOSC) Characteristics 2.9

Table 15. Oscillator Electrical Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode ² High range (RANGE = 1) PEE or PBE mode ³ High range (RANGE = 1, HGO = 1) BLPE mode High range (RANGE = 1, HGO = 0) BLPE mode	f _{lo} f _{hi-fil} f _{hi-pll} f _{hi-hgo} f _{hi-lp}	32 1 1 1		38.4 5 16 16 8	kHz MHz MHz MHz MHz
2	—	Load capacitors	C ₁ C ₂		e crystal o acturer's re		
3	_	Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)	R _F		10 1		МΩ
4	_	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		0 100 0 0	 0 10 20	kΩ
5	Т	Crystal start-up time ⁴ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁵ High range, high gain (RANGE = 1, HGO = 1) ⁵	CSTL-LP CSTL-HGO CSTH-LP CSTH-HGO	_ _ _ _	200 400 5 15		ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode ² PEE or PBE mode ³ BLPE mode	f _{extal}	0.03125 1 0	_ _ _	5 16 40	MHz

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

Freescale Semiconductor 31

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

² When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz

⁴ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal



Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
18	D	Lock exit frequency tolerance ⁸	D _{unl}	±4.47	_	±5.97	%
19	D	Lock time — FLL	t _{fll_lock}	_		t _{fll_acquire+} 1075(1/ ^f int_t)	S
20	D	Lock time — PLL	t _{pll_lock}	_	_	t _{pll_acquire+} 1075(1/ ^f pll_ref)	s
21	D	Loss of external clock minimum frequency — RANGE = 0	f _{loc_low}	(3/5) × f _{int}	_	_	kHz

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

- ⁴ This specification applies when the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.
- 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- Below D_{lock} minimum, the MCG enters lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.


2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

² The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

This specification applies when the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.






NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 15. SPI Master Timing (CPHA = 0)



NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 16. SPI Master Timing (CPHA =1)



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2010. All rights reserved.

MCF51AC256 Rev.7 9/2011