



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 20x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf51ac128cvpue

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Table of Contents**

1	MCF	51AC256 Family Configurations
	1.1	Device Comparison3
	1.2	Block Diagram4
	1.3	Features
		1.3.1 Feature List
	1.4	Part Numbers
	1.5	Pinouts and Packaging
2	Elect	rical Characteristics
	2.1	Parameter Classification
	2.2	Absolute Maximum Ratings
	2.3	Thermal Characteristics
	2.4	Electrostatic Discharge (ESD) Protection Characteristics 19
	2.5	DC Characteristics
	2.6	Supply Current Characteristics
	2.7	Analog Comparator (ACMP) Electricals
	2.8	ADC Characteristics
	2.9	External Oscillator (XOSC) Characteristics
	2.10	MCG Specifications32
	2.11	AC Characteristics
		2.11.1 Control Timing
		2.11.2 Timer (TPM/FTM) Module Timing
		2.11.3 MSCAN
	2.12	SPI Characteristics
	2.13	Flash Specifications
	2.14	EMC Performance
		2.14.1 Radiated Emissions39
3		anical Outline Drawings
4	Revis	sion History
Lis	st of	Figures
		.MCF51AC256 Series Block Diagram 5
Fig	gure 2	.MCF51AC256 Series ColdFire Microcontroller
		80-Pin LQFP
Fig	gure 3	.MCF51AC256 Series ColdFire Microcontroller
		64-Pin QFP/LQFP
Fig	gure 4	.MCF51AC256 Series ColdFire Microcontroller
		44-Pin LQFP
Fig	gure 5	Typical I <sub>OH</sub> vs. V <sub>DD</sub> -V <sub>OH</sub> at V <sub>DD</sub> = 3 V
		(Low Drive, PTxDSn = 0)
Fig	gure 6	Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD}=3$ V
		(High Drive, PTxDSn = 1)
Fig	gure 7	Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD}=5$ V
		(Low Drive, PTxDSn = 0)

Figure 8. Typical $I_{OH}$ vs. $V_{DD}$ – $V_{OH}$ at $V_{DD}$ = 5 V
(High Drive, PTxDSn = 1)
Figure 9. Typical Run IDD vs. System Clock Freq.
for FEI and FBE Modes
Figure 10.ADC Input Impedance Equivalency Diagram 29
Figure 11.Reset Timing
Figure 12.IRQ/KBIPx Timing
Figure 13.Timer External Clock
Figure 14.Timer Input Capture Pulse
Figure 15.SPI Master Timing (CPHA = 0)
Figure 16.SPI Master Timing (CPHA =1)
Figure 17.SPI Slave Timing (CPHA = 0)
Figure 18.SPI Slave Timing (CPHA = 1)
List of Tables
Table 1. MCF51AC256 Series Device Comparison
Table 2. MCF51AC256 Series Functional Units 6
Table 3. Orderable Part Number Summary
Table 4. Pin Availability by Package Pin-Count
Table 5. Parameter Classifications
Table 6. Absolute Maximum Ratings
Table 7. Thermal Characteristics
Table 8. ESD and Latch-up Test Conditions 20
Table 9. ESD and Latch-Up Protection Characteristics 20
Table 10.DC Characteristics
Table 11. Supply Current Characteristics
Table 12. Analog Comparator Electrical Specifications 27
Table 13.5 Volt 12-bit ADC Operating Conditions 28
Table 14.5 Volt 12-bit ADC Characteristics
$(V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) \dots 29$
Table 15. Oscillator Electrical Specifications
(Temperature Range = -40 to 105 °C Ambient) 31
Table 16.MCG Frequency Specifications
(Temperature Range = -40 to 105 °C Ambient) 32
Table 17. Control Timing
Table 18.TPM/FTM Input Timing
Table 19.MSCAN Wake-Up Pulse Characteristics
Table 20.SPI Timing
Table 21.Flash Characteristics
Table 22.Package Information
Table 23.Revision History



## 1.1 Device Comparison

The MCF51AC256 series is summarized in Table 1.

Table 1. MCF51AC256 Series Device Comparison

Feature		AC256A	MCF51AC256B			MCF51	AC128A	MCF51AC128C		28C
Feature	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin
Flash memory size (Kbytes)		256 128								
RAM size (Kbytes)			32					32 or 16 <sup>1</sup>		
V1 ColdFire core with BDM (background debug module)					١	⁄es				
ACMP1 (analog comparator)					١	⁄es				
ACMP2 (analog comparator)	Ye	es	Ye	es	No		Y	es		No
ADC (analog-to-digital converter) channels (12-bit)	24	20	24	20	9	24	20	24	20	9
CAN (controller area network)	Ye	es		No		Ye	es		No	
COP (computer operating properly)					١	⁄es				
CRC (cyclic redundancy check)	Yes									
RTI	Yes									
DBG (debug)	Yes									
IIC1 (inter-integrated circuit)					Υ	⁄es				
IRQ (interrupt request input)					١	⁄es				
INTC (interrupt controller)					١	⁄es				
KBI (keyboard interrupts)	Yes									
LVD (low-voltage detector)	Yes									
MCG (multipurpose clock generator)	Yes									
OSC (crystal oscillator)					١	⁄es				
Port I/O <sup>2</sup>	69	54	69	54	36	69	54	69	54	36
RGPIO (rapid general-purpose I/O)		1	6	•	12		1	6		12
SCI1, SCI2 (serial communications interfaces)					١	es/es				
SPI1 (serial peripheral interface)					١	⁄es				
SPI2 (serial peripheral interface)	Yes	No	Yes	٨	lo	Yes	No	Yes	N	0
FTM1 (flexible timer module) channels		6	6		4		. (	6		4
FTM2 channels	6	2	6	2	2	6	2	6	2	2



## 1.3 Features

Table 2 describes the functional units of the MCF51AC256 series.

### Table 2. MCF51AC256 Series Functional Units


Functional Unit	Function
CF1 Core (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
Flash (flash memory)	Provides storage for program code, constants and variables
RAM (random-access memory)	Provides storage for program variables
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
COP (computer operating properly)	Monitors a countdown timer and generates a reset if the timer is not regularly reset by the software
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provides a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
ACMP1, ACMP2 (analog comparators)	Compares two analog inputs
IIC (inter-integrated circuit)	Supports standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the PLL or FLL
LPO (low-power oscillator)	Provides a second clock source for COP and RTI.
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1 (8-bit serial peripheral interfaces)	Provides 8-bit 4-pin synchronous serial interface
SPI2 (16-bit serial peripheral interfaces)	Provides 16-bit 4-pin synchronous serial interface with FIFO
	•

### MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



- Double-buffered transmit and receive
- Serial clock phase and polarity options
- Slave select output
- Selectable MSB-first or LSB-first shifting
- 16-bit and FIFO operations in SPI2
- Input/Output
  - 69 GPIOs
  - 8 keyboard interrupt pins with selectable polarity
  - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
  - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

### 1.4 Part Numbers



**Table 3. Orderable Part Number Summary** 

Freescale Part Number	Description	Flash / SRAM (Kbytes)	Package	Temperature
MCF51AC256AVFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	-40°C to 105°C
MCF51AC256BVFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	-40°C to 105°C
MCF51AC256AVLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	-40°C to 105°C
MCF51AC256BVLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	-40°C to 105°C
MCF51AC256AVPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	-40°C to 105°C
MCF51AC256BVPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	-40°C to 105°C
MCF51AC128AVFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	-40°C to 105°C
MCF51AC128CVFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	-40°C to 105°C
MCF51AC128AVLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	-40°C to 105°C
MCF51AC128CVLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	-40°C to 105°C
MCF51AC128AVPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	-40°C to 105°C
MCF51AC128CVPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	-40°C to 105°C
MCF51AC256ACFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256BCFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256ACLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	-40°C to 85°C
MCF51AC256BCLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	–40°C to 85°C

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

## 1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.






Figure 3. MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP

Figure 4 shows the pinout of the 44-pin LQFP.



Table 4. Pin Availability by Package Pin-Count (continued)

Pir	n Num	ber	Low	est < Pric	ority> Hi	ighest
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
49	37	26	PTB3	AD1P3		
50	38	_	PTB4	AD1P4		
51	39	_	PTB5	AD1P5		
52	40	_	PTB6	AD1P6		
53	41	_	PTB7	AD1P7		
54	42	27	PTD0	AD1P8	ACMP1+	
55	43	28	PTD1	AD1P9	ACMP1-	
56	44	29	$V_{DDA}$			
57	45	30	$V_{SSA}$			
58	46	31	PTD2	KBI1P5	AD1P10	ACMP10
59	47	32	PTD3	KBI1P6	AD1P11	
60	48	33	PTG3	KBI1P3	AD1P18	
61	49	_	PTG4	KBI1P4	AD1P19	
62	50	_	PTD4	FTM2CLK	AD1P12	
63	51	_	PTD5	AD1P13		
64	52	_	PTD6	FTM1CLK	AD1P14	
65	53	_	PTD7	KBI1P7	AD1P15	
66	54	34	$V_{REFH}$			
67	55	35	$V_{REFL}$			
68	56	36	BKGD	MS		
69	57	37	PTG5	XTAL		
70	58	38	PTG6	EXTAL		
71	59	39	$V_{SS}$			
72	_	_	$V_{\mathrm{DD}}$			
73	60	40	PTC0	SCL1		
74	61	41	PTC1	SDA1		
75			PTH4	SPCK2		
76			PTH5	MOSI2		
77			PTH6	MISO2		
78	62	42	PTC2	MCLK		
79	63	43	PTC3	TxD2		
80	64	44	PTC5	RxD2	_	

TPMCLK, FTM1CLK, and FTM2CLK options are configured via software; out of reset, FTM1CLK, FTM2CLK, and TPMCLK are available to FTM1, FTM2, and TPM3 respectively.

<sup>&</sup>lt;sup>2</sup> TxCAN is available in the member that supports CAN.

<sup>&</sup>lt;sup>3</sup> RxCAN is available in the member that supports CAN.



- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
- <sup>2</sup> Junction to Ambient Natural Convection
- <sup>3</sup> 1s Single layer board, one signal layer
- <sup>4</sup> 2s2p Four layer board, 2 signal and 2 power layers

The average chip-junction temperature  $(T_I)$  in  ${}^{\circ}C$  can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$ 

 $\theta_{\rm JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$$P_{D} = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_A + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the



### **Table 10. DC Characteristics (continued)**

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
		DC injection current <sup>5 6 7 8</sup> (single pin limit)  V <sub>IN</sub> >V <sub>DD</sub> V <sub>IN</sub> <v<sub>SS</v<sub>		0 0	_	2 -0.2	mA
22		DC injection current (Total MCU limit, includes sum of all stressed pins) $ \frac{V_{IN}>V_{DD}}{V_{IN}< V_{SS}} $	I <sub>IC</sub>	0 0		25 -5	mA

Typical values are based on characterization data at 25°C unless otherwise stated.

- $^{6}\,$  All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- <sup>8</sup> The  $\overline{\text{RESET}}$  pin does not have a clamp diode to  $V_{DD}$ . Do not drive this pin above  $V_{DD}$ .




Figure 5. Typical I<sub>OH</sub> vs. V<sub>DD</sub>-V<sub>OH</sub> at V<sub>DD</sub> = 3 V (Low Drive, PTxDSn = 0)

<sup>&</sup>lt;sup>2</sup> Measured with  $V_{In} = V_{DD}$  or  $V_{SS}$ .

 $<sup>^{3}</sup>$  Measured with  $V_{In} = V_{SS}$ .

<sup>&</sup>lt;sup>4</sup> Measured with  $V_{In} = V_{DD}$ .

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).






Figure 6. Typical  $I_{OH}$  vs.  $V_{DD}-V_{OH}$  at  $V_{DD}=3$  V (High Drive, PTxDSn = 1)




Figure 7. Typical  $I_{OH}$  vs.  $V_{DD}-V_{OH}$  at  $V_{DD}=5$  V (Low Drive, PTxDSn = 0)



## 2.6 Supply Current Characteristics

**Table 11. Supply Current Characteristics** 

Num	С	Parameter		Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit
			2 MHz		5	2.27	_	
			Z IVIMZ		3.3	2.24		
			4 MHz		5	3.67	_	
1	Т	Run supply current measured at	4 IVITIZ		3.3	3.64	_	
ı	'	FEI mode, all modules off, system clock at:	8 MHz		5	6.55		
			O IVITIZ		3.3	6.54		
			16 MHz		5	11.90	_	
			TO IVII IZ		3.3	11.85		
			2 MHz		5	3.28	_	
			Z IVII IZ		3.3	3.26		
2 T		4 MHz		5	4.33			
	Run supply current measured at	4 IVITZ		3.3	4.32			
	FEI mode, all modules on, system clock at:	8 MHz		5	8.17			
		3,555	O IVITIZ	RI <sub>DD</sub>	3.3	8.05		- mA
			16 MHz		5	14.8	_	
			TO IVII IZ		3.3	14.74		
			2 MHz		5	3.28		IIIA
		Run supply current measured at FBE mode, all modules off			3.3	3.26		
			4 MHz		5	4.69		
3	Т		4 IVITZ		3.3	4.67		
		(RANGE = 1, HGO = 0), system	8 MHz		5	7.48	_	
		clock at:	O IVII IZ		3.3	7.46	_	
			16 MHz		5	13.10	_	
			TO IVII IZ		3.3	13.07	_	
			2 MHz		5	3.64	_	
			Z IVII 1Z		3.3	3.63		-
		D	4 MHz		5	5.38	_	
4	Т	Run supply current measured at FBE mode, all modules on	₩ IVII IZ		3.3	5.35	_	
		(RANGE = 1, HGO = 0), system	8 MHz		5	8.65	_	
		clock at:	O IVITZ		3.3	8.64	_	
			16 M⊔-		5	15.55	_	
			16 MHz		3.3	15.40		



**Table 11. Supply Current Characteristics (continued)** 

Num	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit
5	С	Wait mode supply <sup>3</sup> current measured at		5	1.3	2	- mA
3		(CPU clock = 2 MHz, f <sub>Bus</sub> = 1 MHz)		3	1.29	2	ША
6	C	Wait mode supply <sup>3</sup> current measured at	WI <sub>DD</sub>	5	5.11	8	mA
		(CPU clock = 16 MHz, f <sub>Bus</sub> = 8 MHz) WI <sub>DD</sub>	3	5.1	8	1117 (	
7	С	Wait mode supply <sup>3</sup> current measured at		5	15.24	25	mA
,		(CPU clock = 50 MHz, f <sub>Bus</sub> = 25 MHz)		3	15.2	25	1117 (
8	С	Stop2 mode supply current  -40 °C  25 °C  120 °C	S2I <sub>DD</sub>	5	1.40	2.5 2.5 200	μА
Ü		–40 °C 25 °C 120 °C	ODD	3	1.16	2.5 2.5 200	μА
9	С	Stop3 mode supply current -40 °C 25 °C 120 °C	S3I <sub>DD</sub>	5	1.60	2.5 2.5 220	μА
		-40 °C 25 °C 120 °C	· DD	3	1.35	2.5 2.5 220	μΑ
10	С	RTI adder to stop2 or stop3 <sup>3</sup> , 25 °C	S23I <sub>DDRTI</sub>	5	300		nA
		1111 44401 to stope of stope , 20	OZOIDDRTI	3	300		nA
11	С	Adder to stop3 for oscillator enabled <sup>4</sup> (ERCLKEN =1 and EREFSTEN = 1)	S3I <sub>DDOSC</sub>	5, 3	5		μА

<sup>&</sup>lt;sup>1</sup> Typicals are measured at 25 °C.

<sup>&</sup>lt;sup>2</sup> Values given here are preliminary estimates prior to completing characterization.

Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode

<sup>&</sup>lt;sup>4</sup> Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).






Figure 10. ADC Input Impedance Equivalency Diagram

Table 14. 5 Volt 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}$ )

Num	С	Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
1	Т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I <sub>DDA</sub>	_	133	_	μΑ	
2	Т	Supply current ADLPC = 1 ADLSM = 0 ADCO = 1		I <sub>DDA</sub>	_	218	_	μΑ	
3	Т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I <sub>DDA</sub>	_	327	_	μΑ	
4	D	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I <sub>DDA</sub>	_	0.582	1	mA	
5	Т	Supply current	Stop, reset, module off	I <sub>DDA</sub>	_	0.011	1	μΑ	
6	6 P	ADC	High speed (ADLPC = 0)		2	3.3	5	NALI-	t <sub>ADACK</sub> =
б		P asynchronous clock source	Low power (ADLPC = 1)	f <sub>ADACK</sub>	1.25	2	3.3	MHz	1/f <sub>ADACK</sub>



- Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes
- Based on input pad leakage current. Refer to pad electricals.

#### **External Oscillator (XOSC) Characteristics** 2.9

Table 15. Oscillator Electrical Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)  Low range (RANGE = 0)  High range (RANGE = 1) FEE or FBE mode <sup>2</sup> High range (RANGE = 1) PEE or PBE mode <sup>3</sup> High range (RANGE = 1, HGO = 1) BLPE mode  High range (RANGE = 1, HGO = 0) BLPE mode	f <sub>lo</sub> f <sub>hi-fil</sub> f <sub>hi-pll</sub> f <sub>hi-hgo</sub> f <sub>hi-lp</sub>	32 1 1 1		38.4 5 16 16 8	kHz MHz MHz MHz MHz
2	—	Load capacitors	C <sub>1</sub> C <sub>2</sub>		e crystal o acturer's re		
3	_	Feedback resistor  Low range (32 kHz to 38.4 kHz)  High range (1 MHz to 16 MHz)	R <sub>F</sub>		10 1		МΩ
4	_	Series resistor  Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R <sub>S</sub>		0 100 0 0	  0 10 20	kΩ
5	Т	Crystal start-up time <sup>4</sup> Low range, low gain (RANGE = 0, HGO = 0)  Low range, high gain (RANGE = 0, HGO = 1)  High range, low gain (RANGE = 1, HGO = 0) <sup>5</sup> High range, high gain (RANGE = 1, HGO = 1) <sup>5</sup>	CSTL-LP  CSTL-HGO  CSTH-LP  CSTH-HGO	_ _ _ _	200 400 5 15		ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)  FEE or FBE mode <sup>2</sup> PEE or PBE mode <sup>3</sup> BLPE mode	f <sub>extal</sub>	0.03125 1 0	_ _ _	5 16 40	MHz

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

Freescale Semiconductor 31

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7


<sup>&</sup>lt;sup>2</sup> When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>&</sup>lt;sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz

<sup>&</sup>lt;sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>&</sup>lt;sup>5</sup> 4 MHz crystal





## 2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rati	Symbol	Min	Typical <sup>1</sup>	Max	Unit	
1	С	Internal reference frequency $V_{DD} = 5 \text{ V}$ and temperature	f <sub>int_ft</sub>	_	32.768	_	kHz	
2	С	Average internal reference	frequency — untrimmed	f <sub>int_ut</sub>	31.25	_	39.0625	kHz
3	Т	Internal reference startup ti	me	t <sub>irefst</sub>		60	100	μS
	0	DCO output frequency range — untrimmed <sup>2</sup>	Low range (DRS=00)		16	_	20	MHz
4			Mid range (DRS=01)	f <sub>dco_ut</sub>	32	_	40	
	С		High range (DRS=10)		48	_	60	
	Р	DCO output frequency <sup>2</sup>	Low range (DRS=00)	f <sub>dco_DMX32</sub>		16.82	_	MHz
5	Р	reference =32768Hz and DMX32 = 1	Mid range (DRS=01)			33.69	_	
	Р		High range (DRS=10)		_	50.48	_	
6	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco\_res\_t}$	_	±0.1	±0.2	%f <sub>dco</sub>
7	D	Resolution of trimmed DCC voltage and temperature (n		$\Delta f_{dco\_res\_t}$	_	±0.2	±0.4	%f <sub>dco</sub>
8	D	Total deviation of trimmed D voltage and temperature	CO output frequency over	Δf <sub>dco_t</sub>	_	0.5 -1.0	±2	%f <sub>dco</sub>
9	D	Total deviation of trimmed Difference to the fixed voltage and temperate		$\Delta f_{dco\_t}$	_	±0.5	±1	%f <sub>dco</sub>
10	D	FLL acquisition time <sup>3</sup>		t <sub>fll_acquire</sub>	_	_	1	ms
11	D	PLL acquisition time <sup>4</sup>		t <sub>pll_acquire</sub>	_	_	1	ms
12	D	Long term jitter of DCO out 2ms interval) <sup>5</sup>	put clock (averaged over	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>
13	D	VCO operating frequency		f <sub>vco</sub>	7.0	_	55.0	MHz
16	D	Jitter of PLL output clock measured over 625 ns <sup>6</sup>		f <sub>pll_jitter_625ns</sub>	_	0.566 <sup>6</sup>	_	%f <sub>pll</sub>
17	D	Lock entry frequency tolera	D <sub>lock</sub>	±1.49	_	±2.98	%	



Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
18	D	Lock exit frequency tolerance <sup>8</sup>	D <sub>unl</sub>	±4.47	_	±5.97	%
19	D	Lock time — FLL	t <sub>fll_lock</sub>	_		t <sub>fll_acquire+</sub> 1075(1/ <sup>f</sup> int_t)	S
20	D	Lock time — PLL	t <sub>pll_lock</sub>	_	_	t <sub>pll_acquire+</sub> 1075(1/ <sup>f</sup> pll_ref)	s
21	D	Loss of external clock minimum frequency — RANGE = 0	f <sub>loc_low</sub>	(3/5) × f <sub>int</sub>	_	_	kHz

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

- <sup>4</sup> This specification applies when the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>BUS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.
- 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- Below D<sub>lock</sub> minimum, the MCG enters lock. Above D<sub>lock</sub> maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- Below D<sub>unl</sub> minimum, the MCG will not exit lock if already in lock. Above D<sub>unl</sub> maximum, the MCG is guaranteed to exit lock.

## 2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

<sup>&</sup>lt;sup>2</sup> The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

This specification applies when the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



## 2.11.2 Timer (TPM/FTM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

NUM	С	Function	Symbol	Min	Max	Unit
1	_	External clock frequency	f <sub>TPMext</sub>	DC	f <sub>Bus</sub> /4	MHz
2	_	External clock period	t <sub>TPMext</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

Table 18. TPM/FTM Input Timing




Figure 13. Timer External Clock




Figure 14. Timer Input Capture Pulse

### 2.11.3 MSCAN

Table 19. MSCAN Wake-Up Pulse Characteristics


Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	MSCAN wake-up dominant pulse filtered	t <sub>WUP</sub>	_	_	2	μS
2	D	MSCAN wake-up dominant pulse pass	t <sub>WUP</sub>	5	_	5	μS

<sup>&</sup>lt;sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.

Freescale Semiconductor 35


MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7





1. Not defined but normally MSB of character just received

Figure 17. SPI Slave Timing (CPHA = 0)



1. Not defined but normally LSB of character just received

Figure 18. SPI Slave Timing (CPHA = 1)

## 2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see Chapter 4, "Memory."



# 4 Revision History

## **Table 23. Revision History**

Revision	Description
1	Initial published
2	Updated ADC channels, Item 1, 4-5 on Table 2.10
3	Completed all the TBDs. Changed RTC to RTI in Figure 1. Corrected the block diagram. Changed $V_{DDAD}$ to $V_{DDA}$ , $V_{SSAD}$ to $V_{SSA}$ . Added charge device model data and removed machine data in Table 8. Updated the specifications of $V_{LVDH}$ , $V_{LVDL}$ , $V_{LVWH}$ and $V_{LVWL}$ in Table 10. Updated $S2I_{DD}$ , $S3I_{DD}$ in Table 11. Added C column in Table 14. Updated $f_{dco_DMX32}$ in Table 16.
4	Corrected the expansion of SPI to serial peripheral interface.
5	Updated V <sub>LVDL</sub> in the Table 10. Updated RI <sub>DD</sub> in the Table 11.
6	Updated V <sub>LVDH</sub> , V <sub>LVDL</sub> , V <sub>LVWH</sub> and V <sub>LVWL</sub> in the Table 10. Added LPO on the Figure 1 and LPO features in the Section 1.3, "Features."
7	Added 44-pin LQFP package information for AC256 and AC128.



### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### Web Support:

http://www.freescale.com/support

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2010. All rights reserved.

MCF51AC256 Rev.7 9/2011