



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | Coldfire V1 |
| Core Size | 32-Bit Single-Core |
| Speed | 50MHz |
| Connectivity | CANbus, I ² C, SCI, SPI |
| Peripherals | LVD, PWM, WDT |
| Number of I/O | 54 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 20x12b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256acpue |

Table of Contents

| | | |
|--------|--|----|
| 1 | MCF51AC256 Family Configurations | 3 |
| 1.1 | Device Comparison | 3 |
| 1.2 | Block Diagram | 4 |
| 1.3 | Features | 6 |
| 1.3.1 | Feature List | 7 |
| 1.4 | Part Numbers | 10 |
| 1.5 | Pinouts and Packaging | 12 |
| 2 | Electrical Characteristics | 17 |
| 2.1 | Parameter Classification | 17 |
| 2.2 | Absolute Maximum Ratings | 17 |
| 2.3 | Thermal Characteristics | 18 |
| 2.4 | Electrostatic Discharge (ESD) Protection Characteristics | 19 |
| 2.5 | DC Characteristics | 20 |
| 2.6 | Supply Current Characteristics | 25 |
| 2.7 | Analog Comparator (ACMP) Electricals | 27 |
| 2.8 | ADC Characteristics | 28 |
| 2.9 | External Oscillator (XOSC) Characteristics | 31 |
| 2.10 | MCG Specifications | 32 |
| 2.11 | AC Characteristics | 33 |
| 2.11.1 | Control Timing | 34 |
| 2.11.2 | Timer (TPM/FTM) Module Timing | 35 |
| 2.11.3 | MSCAN | 35 |
| 2.12 | SPI Characteristics | 36 |
| 2.13 | Flash Specifications | 38 |
| 2.14 | EMC Performance | 39 |
| 2.14.1 | Radiated Emissions | 39 |
| 3 | Mechanical Outline Drawings | 40 |
| 4 | Revision History | 41 |

List of Figures

| | | |
|-----------|--|----|
| Figure 1. | MCF51AC256 Series Block Diagram | 5 |
| Figure 2. | MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP | 12 |
| Figure 3. | MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP | 13 |
| Figure 4. | MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP | 14 |
| Figure 5. | Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (Low Drive, $PTxDSn = 0$) | 22 |
| Figure 6. | Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (High Drive, $PTxDSn = 1$) | 23 |
| Figure 7. | Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (Low Drive, $PTxDSn = 0$) | 23 |

| | | |
|------------|--|----|
| Figure 8. | Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (High Drive, $PTxDSn = 1$) | 24 |
| Figure 9. | Typical Run I_{DD} vs. System Clock Freq. for FEI and FBE Modes | 27 |
| Figure 10. | ADC Input Impedance Equivalency Diagram | 29 |
| Figure 11. | Reset Timing | 34 |
| Figure 12. | IRQ/KBIPx Timing | 34 |
| Figure 13. | Timer External Clock | 35 |
| Figure 14. | Timer Input Capture Pulse | 35 |
| Figure 15. | SPI Master Timing ($CPHA = 0$) | 37 |
| Figure 16. | SPI Master Timing ($CPHA = 1$) | 37 |
| Figure 17. | SPI Slave Timing ($CPHA = 0$) | 38 |
| Figure 18. | SPI Slave Timing ($CPHA = 1$) | 38 |

List of Tables

| | | |
|-----------|--|----|
| Table 1. | MCF51AC256 Series Device Comparison | 3 |
| Table 2. | MCF51AC256 Series Functional Units | 6 |
| Table 3. | Orderable Part Number Summary | 10 |
| Table 4. | Pin Availability by Package Pin-Count | 14 |
| Table 5. | Parameter Classifications | 17 |
| Table 6. | Absolute Maximum Ratings | 18 |
| Table 7. | Thermal Characteristics | 18 |
| Table 8. | ESD and Latch-up Test Conditions | 20 |
| Table 9. | ESD and Latch-Up Protection Characteristics | 20 |
| Table 10. | DC Characteristics | 20 |
| Table 11. | Supply Current Characteristics | 25 |
| Table 12. | Analog Comparator Electrical Specifications | 27 |
| Table 13. | 5 Volt 12-bit ADC Operating Conditions | 28 |
| Table 14. | 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) | 29 |
| Table 15. | Oscillator Electrical Specifications (Temperature Range = -40 to $105\text{ }^{\circ}\text{C}$ Ambient) | 31 |
| Table 16. | MCG Frequency Specifications (Temperature Range = -40 to $105\text{ }^{\circ}\text{C}$ Ambient) | 32 |
| Table 17. | Control Timing | 34 |
| Table 18. | TPM/FTM Input Timing | 35 |
| Table 19. | MSCAN Wake-Up Pulse Characteristics | 35 |
| Table 20. | SPI Timing | 36 |
| Table 21. | Flash Characteristics | 39 |
| Table 22. | Package Information | 40 |
| Table 23. | Revision History | 41 |

1 MCF51AC256 Family Configurations

1.1 Device Comparison

The MCF51AC256 series is summarized in [Table 1](#).

Table 1. MCF51AC256 Series Device Comparison

| Feature | MCF51AC256A | | MCF51AC256B | | | MCF51AC128A | | MCF51AC128C | | |
|---|-------------|--------|-------------|--------|--------|-----------------------|--------|-------------|--------|--------|
| | 80-pin | 64-pin | 80-pin | 64-pin | 44-pin | 80-pin | 64-pin | 80-pin | 64-pin | 44-pin |
| Flash memory size (Kbytes) | 256 | | | | | 128 | | | | |
| RAM size (Kbytes) | 32 | | | | | 32 or 16 ¹ | | | | |
| V1 ColdFire core with BDM (background debug module) | Yes | | | | | | | | | |
| ACMP1 (analog comparator) | Yes | | | | | | | | | |
| ACMP2 (analog comparator) | Yes | | Yes | | No | Yes | | | | No |
| ADC (analog-to-digital converter) channels (12-bit) | 24 | 20 | 24 | 20 | 9 | 24 | 20 | 24 | 20 | 9 |
| CAN (controller area network) | Yes | | No | | | Yes | | No | | |
| COP (computer operating properly) | Yes | | | | | | | | | |
| CRC (cyclic redundancy check) | Yes | | | | | | | | | |
| RTI | Yes | | | | | | | | | |
| DBG (debug) | Yes | | | | | | | | | |
| IIC1 (inter-integrated circuit) | Yes | | | | | | | | | |
| IRQ (interrupt request input) | Yes | | | | | | | | | |
| INTC (interrupt controller) | Yes | | | | | | | | | |
| KBI (keyboard interrupts) | Yes | | | | | | | | | |
| LVD (low-voltage detector) | Yes | | | | | | | | | |
| MCG (multipurpose clock generator) | Yes | | | | | | | | | |
| OSC (crystal oscillator) | Yes | | | | | | | | | |
| Port I/O ² | 69 | 54 | 69 | 54 | 36 | 69 | 54 | 69 | 54 | 36 |
| RGPIO (rapid general-purpose I/O) | 16 | | | | 12 | 16 | | | | 12 |
| SCI1, SCI2 (serial communications interfaces) | Yes | | | | | | | | | |
| SPI1 (serial peripheral interface) | Yes | | | | | | | | | |
| SPI2 (serial peripheral interface) | Yes | No | Yes | No | | Yes | No | Yes | No | |
| FTM1 (flexible timer module) channels | 6 | | | | 4 | 6 | | | | 4 |
| FTM2 channels | 6 | 2 | 6 | 2 | 2 | 6 | 2 | 6 | 2 | 2 |

Table 1. MCF51AC256 Series Device Comparison (continued)

| Feature | MCF51AC256A | | MCF51AC256B | | | MCF51AC128A | | MCF51AC128C | | |
|---|-------------|--------|-------------|--------|--------|-------------|--------|-------------|--------|--------|
| | 80-pin | 64-pin | 80-pin | 64-pin | 44-pin | 80-pin | 64-pin | 80-pin | 64-pin | 44-pin |
| TPM3 (timer pulse-width modulator) channels | 2 | | | | | | | | | |
| VBUS (debug visibility bus) | Yes | No | Yes | No | | Yes | No | Yes | No | |

¹ The members of MCF51AC128A with CAN support have 32 KB RAM. The other members have 16 KB RAM.

² Up to 16 pins on Ports E and F are shared with the ColdFire Rapid GPIO module.

1.2 Block Diagram

Figure 1 shows the connections between the MCF51AC256 series pins and modules.




Figure 1. MCF51AC256 Series Block Diagram

1.3.1 Feature List

- 32-bit Version 1 ColdFire® central processor unit (CPU)
 - Up to 50.33 MHz at 2.7 V – 5.5 V
 - Provide 0.94 Dhrystone 2.1 DMIPS per MHz performance when running from internal RAM (0.76 DMIPS per MHz when running from flash)
 - Implements instruction set revision C (ISA_C)
- On-chip memory
 - Up to 256 KB flash memory read/program/erase over full operating voltage and temperature
 - Up to 32 KB static random access memory (SRAM)
 - Security circuitry to prevent unauthorized access to SRAM and flash contents
- Power-Saving Modes
 - Three low-power stop plus wait modes
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- System protection features
 - Watchdog computer operating properly (COP) reset with options to run from independent LPO clock or bus clock
 - Low-voltage detection with reset or interrupt
 - Illegal opcode and illegal address detection with programmable reset or exception response
 - Flash block protection
- Debug support
 - Single-wire background debug interface
 - Real-time debug support, with 6 hardware breakpoints (4 PC, 1 address pair and 1 data) that can be configured into a 1- or 2-level trigger
 - On-chip trace buffer provides programmable start/stop recording conditions plus support for continuous or PC-profiling modes
 - Support for real-time program (and optional partial data) trace using the debug visibility bus
- V1 ColdFire interrupt controller (CF1_INTC)
 - Support of 40 peripheral I/O interrupt requests plus seven software (one per level) interrupt requests
 - Fixed association between interrupt request source and level plus priority, up to two requests can be remapped to the highest maskable level + priority
 - Unique vector number for each interrupt source
 - Support for service routine interrupt acknowledge (software IACK) read cycles for improved system performance
- Multipurpose clock generator (MCG)
 - Oscillator (XOSC); loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - LPO clock as an optional independent clock source for COP and RTI
 - FLL/PLL controlled by internal or external reference

- Trimmable internal reference allows 0.2% resolution and 2% deviation
- Analog-to-digital converter (ADC)
 - 24 analog inputs with 12 bits resolution
 - Output formatted in 12-, 10- or 8-bit right-justified format
 - Single or continuous conversion (automatic return to idle after single conversion)
 - Operation in low-power modes for lower noise operation
 - Asynchronous clock source for lower noise operation
 - Automatic compare with interrupt for less-than, or greater-than or equal-to, programmable value
 - On-chip temperature sensor
- Flexible timer/pulse-width modulators (FTM)
 - 16-bit Free-running counter or a counter with initial and final value. The counting can be up and unsigned, up and signed, or up-down and unsigned
 - Up to 6 channels, and each channel can be configured for input capture, output compare or edge-aligned PWM mode, all channels can be configured for center-aligned PWM mode
 - Channels can operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs)
 - Each pair of channels can be combined to generate a PWM signal (with independent control of both edges of PWM signal)
 - Deadtime insertion is available for each complementary pair
 - The load of the FTM registers which have write buffer can be synchronized; write protection for critical registers
 - Generation of the triggers to ADC (hardware trigger)
 - A fault input for global fault control
 - Backwards compatible with TPM
- Timer/pulse width modulator (TPM)
 - 16-bit free-running or modulo up/down count operation
 - Two channels, each channel may be input capture, output compare, or edge-aligned PWM
 - One interrupt per channel plus terminal count interrupt
- Cyclic redundancy check (CRC) generator
 - High speed hardware CRC generator circuit using 16-bit shift register
 - CRC16-CCITT compliancy with $x^{16} + x^{12} + x^5 + 1$ polynomial
 - Error detection for all single, double, odd, and most multi-bit errors
 - Programmable initial seed value
- Analog comparators (ACMP)
 - Full rail to rail supply operation
 - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
 - Option to compare to fixed internal bandgap reference voltage
 - Option to allow comparator output to be visible on a pin, ACMPxO

MCF51AC256 Family Configurations

- Double-buffered transmit and receive
- Serial clock phase and polarity options
- Slave select output
- Selectable MSB-first or LSB-first shifting
- 16-bit and FIFO operations in SPI2
- Input/Output
 - 69 GPIOs
 - 8 keyboard interrupt pins with selectable polarity
 - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
 - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

1.4 Part Numbers





Table 3. Orderable Part Number Summary

| Freescale Part Number | Description | Flash / SRAM (Kbytes) | Package | Temperature |
|-----------------------|---|-----------------------|---------|----------------|
| MCF51AC256AVFUE | MCF51AC256 ColdFire Microcontroller with CAN | 256 / 32 | 64 QFP | -40°C to 105°C |
| MCF51AC256BVFUE | MCF51AC256 ColdFire Microcontroller without CAN | 256 / 32 | 64 QFP | -40°C to 105°C |
| MCF51AC256AVLKE | MCF51AC256 ColdFire Microcontroller with CAN | 256 / 32 | 80 LQFP | -40°C to 105°C |
| MCF51AC256BVLKE | MCF51AC256 ColdFire Microcontroller without CAN | 256 / 32 | 80 LQFP | -40°C to 105°C |
| MCF51AC256AVPUE | MCF51AC256 ColdFire Microcontroller with CAN | 256 / 32 | 64 LQFP | -40°C to 105°C |
| MCF51AC256BVPUE | MCF51AC256 ColdFire Microcontroller without CAN | 256 / 32 | 64 LQFP | -40°C to 105°C |
| MCF51AC128AVFUE | MCF51AC128 ColdFire Microcontroller with CAN | 128 / 32 | 64 QFP | -40°C to 105°C |
| MCF51AC128CVFUE | MCF51AC128 ColdFire Microcontroller without CAN | 128 / 16 | 64 QFP | -40°C to 105°C |
| MCF51AC128AVLKE | MCF51AC128 ColdFire Microcontroller with CAN | 128 / 32 | 80 LQFP | -40°C to 105°C |
| MCF51AC128CVLKE | MCF51AC128 ColdFire Microcontroller without CAN | 128 / 16 | 80 LQFP | -40°C to 105°C |
| MCF51AC128AVPUE | MCF51AC128 ColdFire Microcontroller with CAN | 128 / 32 | 64 LQFP | -40°C to 105°C |
| MCF51AC128CVPUE | MCF51AC128 ColdFire Microcontroller without CAN | 128 / 16 | 64 LQFP | -40°C to 105°C |
| MCF51AC256ACFUE | MCF51AC256 ColdFire Microcontroller with CAN | 256 / 32 | 64 QFP | -40°C to 85°C |
| MCF51AC256BCFUE | MCF51AC256 ColdFire Microcontroller without CAN | 256 / 32 | 64 QFP | -40°C to 85°C |
| MCF51AC256ACLKE | MCF51AC256 ColdFire Microcontroller with CAN | 256 / 32 | 80 LQFP | -40°C to 85°C |
| MCF51AC256BCLKE | MCF51AC256 ColdFire Microcontroller without CAN | 256 / 32 | 80 LQFP | -40°C to 85°C |



• TxCAN and RxCAN are not available in the members that do not support CAN

Figure 3. MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP

Figure 4 shows the pinout of the 44-pin LQFP.

Table 6. Absolute Maximum Ratings

| Rating | Symbol | Value | Unit |
|---|-----------|------------------------|------|
| Supply voltage | V_{DD} | -0.3 to 5.8 | V |
| Input voltage | V_{In} | -0.3 to $V_{DD} + 0.3$ | V |
| Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3} | I_D | ±25 | mA |
| Maximum current into V_{DD} | I_{DD} | 120 | mA |
| Storage temperature | T_{stg} | -55 to 150 | °C |

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

² All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 7. Thermal Characteristics

| Rating | Symbol | Value | Unit |
|--|---------------|------------|------|
| Operating temperature range (packaged) | T_A | -40 to 105 | °C |
| Maximum junction temperature | T_J | 150 | °C |
| Thermal resistance ^{1,2,3,4} | | | |
| 80-pin LQFP | | | |
| | 1s | 51 | |
| | 2s2p | 38 | |
| 64-pin LQFP | | | |
| | 1s | 59 | |
| | 2s2p | 41 | °C/W |
| 64-pin QFP | θ_{JA} | | |
| | | 50 | |
| | 1s | 36 | |
| | 2s2p | | |
| 44-pin LQFP | | | |
| | 1s | 67 | |
| | 2s2p | 45 | |

Electrical Characteristics

applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 8. ESD and Latch-up Test Conditions

| Model | Description | Symbol | Value | Unit |
|---------------------|-----------------------------|--------|-------|----------|
| Human body | Series resistance | R1 | 1500 | Ω |
| | Storage capacitance | C | 100 | pF |
| | Number of pulse per pin | — | 3 | |
| Charge device model | Series resistance | R1 | 0 | Ω |
| | Storage capacitance | C | 0 | pF |
| | Number of pulse per pin | — | 3 | — |
| Latch-up | Minimum input voltage limit | — | -2.5 | V |
| | Maximum input voltage limit | — | 7.5 | V |

Table 9. ESD and Latch-Up Protection Characteristics

| Num | Rating | Symbol | Min | Max | Unit |
|-----|--|-----------|------------|-----|------|
| 1 | Human body model (HBM) | V_{HBM} | ± 2000 | — | V |
| 2 | Charge device model (CDM) | V_{CDM} | ± 500 | — | V |
| 3 | Latch-up current at $T_A = 85^\circ\text{C}$ | I_{LAT} | ± 100 | — | mA |

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 10. DC Characteristics

| Num | C | Parameter | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|----------|--|----------------------|------------------|------|
| 1 | — | Operating voltage | | 2.7 | — | 5.5 | V |
| 2 | P | Output high voltage — Low drive (PTxDSn = 0) 5 V, $I_{Load} = -4$ mA 3 V, $I_{Load} = -2$ mA 5 V, $I_{Load} = -2$ mA 3 V, $I_{Load} = -1$ mA | V_{OH} | $V_{DD} - 1.5$ | — | — | V |
| | | $V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.8$ | | — | — | | |
| | | Output high voltage — High drive (PTxDSn = 1) 5 V, $I_{Load} = -15$ mA 3 V, $I_{Load} = -8$ mA 5 V, $I_{Load} = -8$ mA 3 V, $I_{Load} = -4$ mA | | $V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.8$ | — — — — | — — — — | |

Table 10. DC Characteristics (continued)

| Num | C | Parameter | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|---|-------------------|------------------------|----------------------|--------------------------|------|
| 3 | P | Output low voltage — Low Drive (PTxDSn = 0) 5 V, I _{Load} = 4 mA 3 V, I _{Load} = 2 mA 5 V, I _{Load} = 2 mA 3 V, I _{Load} = 1 mA | V _{OL} | — | — | 1.5 1.5 0.8 0.8 | V |
| | | Output low voltage — High Drive (PTxDSn = 1) 5 V, I _{Load} = 15 mA 3 V, I _{Load} = 8 mA 5 V, I _{Load} = 8 mA 3 V, I _{Load} = 4 mA | | | | — | |
| 4 | C | Output high current — Max total I _{OH} for all ports 5V 3V | I _{OHT} | — | — | 100 60 | mA |
| 5 | C | Output low current — Max total I _{OL} for all ports 5 V 3 V | I _{OLT} | — | — | 100 60 | mA |
| 6 | P | Input high voltage; all digital inputs | V _{IH} | 0.65 × V _{DD} | — | — | V |
| 7 | P | Input low voltage; all digital inputs | V _{IL} | — | — | 0.35 × V _{DD} | V |
| 8 | D | Input hysteresis; all digital inputs | V _{hys} | 0.06 × V _{DD} | — | — | mV |
| 9 | P | Input leakage current; input only pins ² | I _{in} | — | 0.1 | 1 | μA |
| 10 | P | High impedance (off-state) leakage current ² | I _{OZ} | — | 0.1 | 1 | μA |
| 11 | P | Internal pullup resistors ³ | R _{PU} | 20 | 45 | 65 | kΩ |
| 12 | P | Internal pulldown resistors ⁴ | R _{PD} | 20 | 45 | 65 | kΩ |
| 13 | C | Input capacitance; all non-supply pins | C _{In} | — | — | 8 | pF |
| 14 | P | POR rearm voltage | V _{POR} | 0.9 | 1.4 | 2.0 | V |
| 15 | D | POR rearm time | t _{POR} | 10 | — | — | μs |
| 16 | P | Low-voltage detection threshold — high range V _{DD} falling V _{DD} rising | V _{LVDH} | 4.2 4.27 | 4.35 4.4 | 4.5 4.6 | V |
| | | | | | | — | |
| 17 | P | Low-voltage detection threshold — low range V _{DD} falling V _{DD} rising | V _{LVDL} | 2.48 2.5 | 2.68 2.7 | 2.7 2.72 | V |
| | | | | | | — | |
| 18 | P | Low-voltage warning threshold — high range V _{DD} falling V _{DD} rising | V _{LVWH} | 4.2 4.27 | 4.4 4.45 | 4.5 4.6 | V |
| | | | | | | — | |
| 19 | P | Low-voltage warning threshold low range V _{DD} falling V _{DD} rising | V _{LVWL} | 2.48 2.5 | 2.68 2.7 | 2.7 2.72 | V |
| | | | | | | — | |
| 20 | T | Low-voltage inhibit reset/recover hysteresis 5 V 3 V | V _{hys} | — | 100 60 | — | mV |
| 21 | D | RAM retention voltage | V _{RAM} | — | 0.6 | 1.0 | V |




Figure 6. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3$ V (High Drive, $PTxDSn = 1$)




Figure 7. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5$ V (Low Drive, $PTxDSn = 0$)

2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

| Num | C | Parameter | Symbol | V _{DD} (V) | Typical ¹ | Max ² | Unit |
|-----|---|---|-----------------|---------------------|----------------------|------------------|------|
| 1 | T | Run supply current measured at FEI mode, all modules off, system clock at: | I _{DD} | 5 | 2.27 | — | mA |
| | | | | 3.3 | 2.24 | — | |
| | | | | 5 | 3.67 | — | |
| | | | | 3.3 | 3.64 | — | |
| | | | | 5 | 6.55 | — | |
| | | | | 3.3 | 6.54 | — | |
| | | | | 5 | 11.90 | — | |
| | | | | 3.3 | 11.85 | — | |
| 2 | T | Run supply current measured at FEI mode, all modules on, system clock at: | I _{DD} | 5 | 3.28 | — | mA |
| | | | | 3.3 | 3.26 | — | |
| | | | | 5 | 4.33 | — | |
| | | | | 3.3 | 4.32 | — | |
| | | | | 5 | 8.17 | — | |
| | | | | 3.3 | 8.05 | — | |
| | | | | 5 | 14.8 | — | |
| | | | | 3.3 | 14.74 | — | |
| 3 | T | Run supply current measured at FBE mode, all modules off (RANGE = 1, HGO = 0), system clock at: | I _{DD} | 5 | 3.28 | — | mA |
| | | | | 3.3 | 3.26 | — | |
| | | | | 5 | 4.69 | — | |
| | | | | 3.3 | 4.67 | — | |
| | | | | 5 | 7.48 | — | |
| | | | | 3.3 | 7.46 | — | |
| | | | | 5 | 13.10 | — | |
| | | | | 3.3 | 13.07 | — | |
| 4 | T | Run supply current measured at FBE mode, all modules on (RANGE = 1, HGO = 0), system clock at: | I _{DD} | 5 | 3.64 | — | mA |
| | | | | 3.3 | 3.63 | — | |
| | | | | 5 | 5.38 | — | |
| | | | | 3.3 | 5.35 | — | |
| | | | | 5 | 8.65 | — | |
| | | | | 3.3 | 8.64 | — | |
| | | | | 5 | 15.55 | — | |
| | | | | 3.3 | 15.40 | — | |

Table 11. Supply Current Characteristics (continued)

| Num | C | Parameter | Symbol | V _{DD} (V) | Typical ¹ | Max ² | Unit |
|-----|---|---|-----------------------|---------------------|----------------------|-------------------|------|
| 5 | C | Wait mode supply ³ current measured at (CPU clock = 2 MHz, f _{BUS} = 1 MHz) | W _I DD | 5 | 1.3 | 2 | mA |
| | | | | 3 | 1.29 | 2 | |
| 6 | C | Wait mode supply ³ current measured at (CPU clock = 16 MHz, f _{BUS} = 8 MHz) | | 5 | 5.11 | 8 | mA |
| | | | | 3 | 5.1 | 8 | |
| 7 | C | Wait mode supply ³ current measured at (CPU clock = 50 MHz, f _{BUS} = 25 MHz) | | 5 | 15.24 | 25 | mA |
| | | | | 3 | 15.2 | 25 | |
| 8 | C | Stop2 mode supply current -40 °C 25 °C 120 °C | S2I _{DD} | 5 | 1.40 | 2.5 2.5 200 | μA |
| | | | | 3 | 1.16 | 2.5 2.5 200 | |
| 9 | C | Stop3 mode supply current -40 °C 25 °C 120 °C | S3I _{DD} | 5 | 1.60 | 2.5 2.5 220 | μA |
| | | | | 3 | 1.35 | 2.5 2.5 220 | |
| 10 | C | RTI adder to stop2 or stop3 ³ , 25 °C | S23I _{DDRTI} | 5 | 300 | | nA |
| | | | | 3 | 300 | | nA |
| 11 | C | Adder to stop3 for oscillator enabled ⁴ (ERCLKEN = 1 and EREFSTEN = 1) | S3I _{DDOSC} | 5, 3 | 5 | | μA |

¹ Typicals are measured at 25 °C.

² Values given here are preliminary estimates prior to completing characterization.

³ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.

⁴ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

2.8 ADC Characteristics

Table 13. 5 Volt 12-bit ADC Operating Conditions

| Num | C | Characteristic | Conditions | Symb | Min | Typical ¹ | Max | Unit | Comment |
|-----|---|--------------------------------|---|------------------|------------|----------------------|------------|------------|-----------------|
| 1 | D | Supply voltage | Absolute | V_{DDA} | 2.7 | — | 5.5 | V | |
| | D | | Delta to V_{DD} ($V_{DD} - V_{DDA}$) ² | ΔV_{DDA} | -100 | 0 | 100 | mV | |
| 2 | D | Ground voltage | Delta to V_{SS} ($V_{SS} - V_{SSA}$) ² | ΔV_{SSA} | -100 | 0 | 100 | mV | |
| 3 | D | Reference voltage high | | V_{REFH} | 2.7 | V_{DDA} | V_{DDA} | V | |
| 4 | D | Reference voltage low | | V_{REFL} | V_{SSA} | V_{SSA} | V_{SSA} | V | |
| 5 | D | Input voltage | | V_{ADIN} | V_{REFL} | — | V_{REFH} | V | |
| 6 | C | Input capacitance | | C_{ADIN} | — | 4.5 | 5.5 | pF | |
| 7 | C | Input resistance | | R_{ADIN} | — | 3 | 5 | k Ω | |
| 8 | C | Analog source resistance | 12-bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$ | R_{AS} | — — | — — | 2 5 | k Ω | External to MCU |
| | C | | 10-bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$ | | — — | — — | 5 10 | | |
| | C | | 8-bit mode (all valid f_{ADCK}) | | — | — | 10 | | |
| 9 | D | ADC conversion clock frequency | High speed (ADLPC = 0) | f_{ADCK} | 0.4 | — | 8.0 | MHz | |
| | D | | Low power (ADLPC = 1) | | 0.4 | — | 4.0 | | |

¹ Typical values assume $V_{DDA} = 5.0\text{ V}$, Temp = 25 °C, $f_{ADCK} = 1.0\text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.

Electrical Characteristics

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

| Num | C | Characteristic | Conditions | Symb | Min | Typical ¹ | Max | Unit | Comment |
|-----|---|---|---------------------------|--------------|-----|----------------------|------|------------------|--|
| 7 | P | Conversion time (including sample time) | Short sample (ADLSMP = 0) | t_{ADC} | — | 20 | — | ADCK cycles | See Table 10 for conversion time variances |
| | | | Long sample (ADLSMP = 1) | | — | 40 | — | | |
| 8 | T | Sample time | Short sample (ADLSMP = 0) | t_{ADS} | — | 3.5 | — | ADCK cycles | |
| | | | Long sample (ADLSMP = 1) | | — | 23.5 | — | | |
| 9 | T | Total unadjusted error | 12-bit mode | E_{TUE} | — | ±3.0 | — | LSB ² | Includes quantization |
| | P | | 10-bit mode | | — | ±1 | ±2.5 | | |
| | T | | 8-bit mode | | — | ±0.5 | ±1.0 | | |
| 10 | T | Differential non-linearity | 12-bit mode | DNL | — | ±1.75 | — | LSB ² | |
| | P | | 10-bit mode ³ | | — | ±0.5 | ±1.0 | | |
| | T | | 8-bit mode ³ | | — | ±0.3 | ±0.5 | | |
| 11 | T | Integral non-linearity | 12-bit mode | INL | — | ±1.5 | — | LSB ² | |
| | T | | 10-bit mode | | — | ±0.5 | ±1.0 | | |
| | T | | 8-bit mode | | — | ±0.3 | ±0.5 | | |
| 12 | T | Zero-scale error | 12-bit mode | E_{ZS} | — | ±1.5 | — | LSB ² | $V_{ADIN} = V_{SSA}$ |
| | P | | 10-bit mode | | — | ±0.5 | ±1.5 | | |
| | T | | 8-bit mode | | — | ±0.5 | ±0.5 | | |
| 13 | T | Full-scale error | 12-bit mode | E_{FS} | — | ±1 | — | LSB ² | $V_{ADIN} = V_{DDA}$ |
| | P | | 10-bit mode | | — | ±0.5 | ±1 | | |
| | T | | 8-bit mode | | — | ±0.5 | ±0.5 | | |
| 14 | D | Quantization error | 12-bit mode | E_Q | — | -1 to 0 | — | LSB ² | |
| | | | 10-bit mode | | — | — | ±0.5 | | |
| | | | 8-bit mode | | — | — | ±0.5 | | |
| 15 | D | Input leakage error | 12-bit mode | E_{IL} | — | ±1 | — | LSB ² | Pad leakage ^{4*} R_{AS} |
| | | | 10-bit mode | | — | ±0.2 | ±2.5 | | |
| | | | 8-bit mode | | — | ±0.1 | ±1 | | |
| 16 | D | Temp sensor voltage | 25°C | V_{TEMP25} | — | 1.396 | — | V | |
| 17 | D | Temp sensor slope | -40 °C–25 °C | m | — | 3.266 | — | mV/°C | |
| | | | 25 °C–85 °C | | — | 3.638 | — | | |

¹ Typical values assume $V_{DDA} = 5.0$ V, Temp = 25 °C, $f_{ADCK} = 1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$.

³ Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

2.9 External Oscillator (XOSC) Characteristics

Table 15. Oscillator Electrical Specifications (Temperature Range = –40 to 105 °C Ambient)

| Num | C | Rating | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|--|---|-----------------------|--------------------------------|------------|
| 1 | C | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) | | | | | |
| | | Low range (RANGE = 0) | f_{lo} | 32 | — | 38.4 | kHz |
| | | High range (RANGE = 1) FEE or FBE mode ² | f_{hi-ll} | 1 | — | 5 | MHz |
| | | High range (RANGE = 1) PEE or PBE mode ³ | f_{hi-pll} | 1 | — | 16 | MHz |
| | | High range (RANGE = 1, HGO = 1) BLPE mode | f_{hi-hgo} | 1 | — | 16 | MHz |
| | | High range (RANGE = 1, HGO = 0) BLPE mode | f_{hi-lp} | 1 | — | 8 | MHz |
| 2 | — | Load capacitors | C_1 C_2 | See crystal or resonator manufacturer's recommendation. | | | |
| 3 | — | Feedback resistor | R_F | | 10 1 | | M Ω |
| | | Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz) | | | | | |
| 4 | — | Series resistor | R_S | | — | 0 100 0 0 10 20 | k Ω |
| | | Low range, low gain (RANGE = 0, HGO = 0) | | | | | |
| | | Low range, high gain (RANGE = 0, HGO = 1) | | | | | |
| | | High range, low gain (RANGE = 1, HGO = 0) | | | | | |
| | | High range, high gain (RANGE = 1, HGO = 1) | | | | | |
| | | ≥ 8 MHz | — | 0 | 0 | | |
| | | 4 MHz | — | 0 | 10 | | |
| | | 1 MHz | — | 0 | 20 | | |
| 5 | T | Crystal start-up time ⁴ | $t_{CSTL-LP}$ $t_{CSTL-HGO}$ $t_{CSTH-LP}$ $t_{CSTH-HGO}$ | — | 200 400 5 15 | — | ms |
| | | Low range, low gain (RANGE = 0, HGO = 0) | | | | | |
| | | Low range, high gain (RANGE = 0, HGO = 1) | | | | | |
| | | High range, low gain (RANGE = 1, HGO = 0) ⁵ | | | | | |
| | | High range, high gain (RANGE = 1, HGO = 1) ⁵ | | | | | |
| 6 | T | Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) | f_{extal} | 0.03125 1 0 | — — — | 5 16 40 | MHz |
| | | FEE or FBE mode ² | | | | | |
| | | PEE or PBE mode ³ | | | | | |
| | | BLPE mode | | | | | |

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

² When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal

Table 16. MCG Frequency Specifications (continued)(Temperature Range = -40 to 105 °C Ambient)

| Num | C | Rating | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|-----------------|------------------------|----------------------|---|------|
| 18 | D | Lock exit frequency tolerance ⁸ | D_{unl} | ± 4.47 | — | ± 5.97 | % |
| 19 | D | Lock time — FLL | t_{fll_lock} | — | — | $t_{fll_acquire} + 1075(1/f_{int_t})$ | s |
| 20 | D | Lock time — PLL | t_{pll_lock} | — | — | $t_{pll_acquire} + 1075(1/f_{pll_ref})$ | s |
| 21 | D | Loss of external clock minimum frequency — RANGE = 0 | f_{loc_low} | $(3/5) \times f_{int}$ | — | — | kHz |

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

² The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

³ This specification applies when the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁴ This specification applies when the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁵ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

⁶ 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.

⁷ Below D_{lock} minimum, the MCG enters lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.

⁸ Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

2.11.2 Timer (TPM/FTM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 18. TPM/FTM Input Timing

| NUM | C | Function | Symbol | Min | Max | Unit |
|-----|---|---------------------------|---------------------|-----|--------------------|------------------|
| 1 | — | External clock frequency | f_{TPMext} | DC | $f_{\text{Bus}}/4$ | MHz |
| 2 | — | External clock period | t_{TPMext} | 4 | — | t_{cyc} |
| 3 | D | External clock high time | t_{clkh} | 1.5 | — | t_{cyc} |
| 4 | D | External clock low time | t_{clkl} | 1.5 | — | t_{cyc} |
| 5 | D | Input capture pulse width | t_{ICPW} | 1.5 | — | t_{cyc} |




Figure 13. Timer External Clock




Figure 14. Timer Input Capture Pulse

2.11.3 MSCAN

Table 19. MSCAN Wake-Up Pulse Characteristics

| Num | C | Parameter | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|---------------------------------------|------------------|-----|----------------------|-----|---------------|
| 1 | D | MSCAN wake-up dominant pulse filtered | t_{WUP} | — | — | 2 | μs |
| 2 | D | MSCAN wake-up dominant pulse pass | t_{WUP} | 5 | — | 5 | μs |

¹ Typical values are based on characterization data at $V_{\text{DD}} = 5.0 \text{ V}$, $25 \text{ }^\circ\text{C}$ unless otherwise stated.

2.12 SPI Characteristics

Table 20 and Figure 15 through Figure 18 describe the timing requirements for the SPI system.

Table 20. SPI Timing

| No. | C | Function | Symbol | Min | Max | Unit |
|-----|---|---|----------------------|----------------------------------|----------------------------|--------------------------|
| — | D | Operating frequency Master Slave | f_{op} | $f_{Bus}/2048$ 0 | $f_{Bus}/2$ $f_{Bus}/4$ | Hz |
| 1 | D | SPSCK period Master Slave | t_{SPSCK} | 2 4 | 2048 — | t_{cyc} t_{cyc} |
| 2 | D | Enable lead time Master Slave | t_{Lead} | 1/2 1 | — — | t_{SPSCK} t_{cyc} |
| 3 | D | Enable lag time Master Slave | t_{Lag} | 1/2 1 | — — | t_{SPSCK} t_{cyc} |
| 4 | D | Clock (SPSCK) high or low time Master Slave | t_{WSPSCK} | $t_{cyc} - 30$ $t_{cyc} - 30$ | $1024 t_{cyc}$ — | ns ns |
| 5 | D | Data setup time (inputs) Master Slave | t_{SU} | 15 15 | — — | ns ns |
| 6 | D | Data hold time (inputs) Master Slave | t_{HI} | 0 25 | — — | ns ns |
| 7 | D | Slave access time | t_a | — | 1 | t_{cyc} |
| 8 | D | Slave MISO disable time | t_{dis} | — | 1 | t_{cyc} |
| 9 | D | Data valid (after SPSCK edge) Master Slave | t_v | — — | 25 25 | ns ns |
| 10 | D | Data hold time (outputs) Master Slave | t_{HO} | 0 0 | — — | ns ns |
| 11 | D | Rise time Input Output | t_{RI} t_{RO} | — — | $t_{cyc} - 25$ 25 | ns ns |
| 12 | D | Fall time Input Output | t_{FI} t_{FO} | — — | $t_{cyc} - 25$ 25 | ns ns |