NXP USA Inc. - MCF51AC256ACPUER Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	CANbus, I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 20x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256acpuer

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





1.1 Device Comparison

The MCF51AC256 series is summarized in Table 1.

Table 1. MCF51AC256 Series Device Comparison

Fasture	MCF51	AC256A	MCF51AC256B		MCF51AC128A		MCF51AC128C		28C	
Feature	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin
Flash memory size (Kbytes)			256				I	128	I	
RAM size (Kbytes)			32					32 or 16 ¹		
V1 ColdFire core with BDM (background debug module)					١	⁄es				
ACMP1 (analog comparator)					١	⁄es				
ACMP2 (analog comparator)	Ye	es	Ye	es	No		Y	es		No
ADC (analog-to-digital converter) channels (12-bit)	24	20	24	20	9	24	20	24	20	9
CAN (controller area network)	Ye	es		No		Ye	es		No	
COP (computer operating properly)					١	/es				
CRC (cyclic redundancy check)	Yes									
RTI	Yes									
DBG (debug)	Yes									
IIC1 (inter-integrated circuit)	Yes									
IRQ (interrupt request input)	Yes									
INTC (interrupt controller)					١	⁄es				
KBI (keyboard interrupts)					١	⁄es				
LVD (low-voltage detector)					١	⁄es				
MCG (multipurpose clock generator)					١	⁄es				
OSC (crystal oscillator)					١	⁄es				
Port I/O ²	69	54	69	54	36	69	54	69	54	36
RGPIO (rapid general-purpose I/O)		1	6		12		1	6		12
SCI1, SCI2 (serial communications interfaces)	Yes									
SPI1 (serial peripheral interface)					١	⁄es				
SPI2 (serial peripheral interface)	Yes	No	Yes	Ν	lo	Yes	No	Yes	N	0
FTM1 (flexible timer module) channels		(6		4		(6	-	4
FTM2 channels	6	2	6	2	2	6	2	6	2	2






Figure 1. MCF51AC256 Series Block Diagram



- Inter-integrated circuit (IIC)
 - Compatible with IIC bus standard
 - Multi-master operation
 - Software programmable for one of 64 different serial clock frequencies
 - Interrupt driven byte-by-byte data transfer
 - Arbitration lost interrupt with automatic mode switching from master to slave
 - Calling address identification interrupt
 - Bus busy detection
 - 10-bit address extension
- Controller area network (CAN)
 - Implementation of the CAN protocol Version 2.0A/B
 - Standard and extended data frames
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbps
 - Support for remote frames
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a "local priority" concept
 - Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable listen-only mode for monitoring of CAN bus
 - Programmable bus-off recovery functionality
 - Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
 - Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
 - Full-duplex, standard non-return-to-zero (NRZ) format
 - Double-buffered transmitter and receiver with separate enables
 - Programmable baud rates (13-bit modulo divider)
 - Interrupt-driven or polled operation
 - Hardware parity generation and checking
 - Programmable 8-bit or 9-bit character length
 - Receiver wakeup by idle-line or address-mark
 - Optional 13-bit break character generation / 11-bit break character detection
 - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
 - Master or slave mode operation
 - Full-duplex or single-wire bidirectional option
 - Programmable transmit bit rate



- Double-buffered transmit and receive
- Serial clock phase and polarity options
- Slave select output
- Selectable MSB-first or LSB-first shifting
- 16-bit and FIFO operations in SPI2
- Input/Output
 - 69 GPIOs
 - 8 keyboard interrupt pins with selectable polarity
 - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
 - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

1.4 Part Numbers




 Table 3. Orderable Part Number Summary

Freescale Part Number	Description	Flash / SRAM (Kbytes)	Package	Temperature
MCF51AC256AVFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256BVFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256AVLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	–40°C to 105°C
MCF51AC256BVLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	–40°C to 105°C
MCF51AC256AVPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	–40°C to 105°C
MCF51AC256BVPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	–40°C to 105°C
MCF51AC128AVFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	–40°C to 105°C
MCF51AC128CVFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	–40°C to 105°C
MCF51AC128AVLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	–40°C to 105°C
MCF51AC128CVLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	–40°C to 105°C
MCF51AC128AVPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	–40°C to 105°C
MCF51AC128CVPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	–40°C to 105°C
MCF51AC256ACFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256BCFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256ACLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	–40°C to 85°C
MCF51AC256BCLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	-40°C to 85°C



MCF51AC256ACPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	–40°C to 85°C
MCF51AC256BCPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	–40°C to 85°C
MCF51AC256BCFGE	MCF51AC256 ColdFire Microcontroller without CAN	256/32	44 LQFP	–40°C to 85°C
MCF51AC128ACFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	–40°C to 85°C
MCF51AC128CCFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	–40°C to 85°C
MCF51AC128ACLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	–40°C to 85°C
MCF51AC128CCLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	–40°C to 85°CC
MCF51AC128ACPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	–40°C to 85°C
MCF51AC128CCPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	–40°C to 85°C
MCF51AC128CCFGE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	44 LQFP	–40°C to 85°C

Table 3. Orderable Part Number Summary






Figure 4. MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP

Table 4 shows the package pin assignments.

Pir	ו Num	ber	Lowest < Priority> Highest						
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3			
1	1	1	PTC4	SS2					
2	2	2	IRQ	TPMCLK ¹					
3	3	3	RESET						
4	4	4	PTF0	RGPIO8	FTM1CH2				
5	5	5	PTF1	RGPIO9	FTM1CH3				
6	6	_	PTF2	RGPIO10	FTM1CH4				
7	7		PTF3	RGPI011	FTM1CH5				

Table 4. Pin Availability by Package Pin-Count



Pir	n Num	ber	Low	est < Prio	ority> Hi	ghest
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
8	8	6	PTF4	RGPIO12	FTM2CH0	
9	9	—	PTC6	FTM2FLT		
10	10	_	PTF7	RGPIO15		
11	11	7	PTF5	RGPIO13	FTM2CH1	
12	12	—	PTF6	RGPIO14	FTM1FLT	
13	_	—	PTJ0	PST0		
14		_	PTJ1	PST1		
15	_	_	PTJ2	PST2		
16	_	_	PTJ3	PST3		
17	13	8	PTE0	RGPIO0	TxD1	
18	14	9	PTE1	RGPIO1	RxD1	
19	15	10	PTE2	RGPIO2	FTM1CH0	
20	16	11	PTE3	RGPIO3	FTM1CH1	
21	17	12	PTE4	RGPIO4	SS1	
22	18	13	PTE5	RGPIO5	MISO1	
23	19	14	PTE6	RGPIO6	MOSI1	
24	20	15	PTE7	RGPIO7	SPSCK1	
25	21	16	V _{SS}			
26	22	17	V _{DD}			
27	_	_	PTJ4	DDATA0		
28	_	_	PTJ5	DDATA1		
29	—	—	PTJ6	DDATA2		
30	—	—	PTJ7	DDATA3		
31	23	18	PTG0	KBI1P0		
32	24	19	PTG1	KBI1P1		
33	25	20	PTG2	KBI1P2		
34	26	21	PTA0	TxCAN ²		
35	27	22	PTA1	RxCAN ³		
36	28	-	PTA2			
37	29		PTA3	ACMP2O		
38	30		PTA4	ACMP2-		
39	31		PTA5	ACMP2+		
40	32	—	PTA6	AD1P16		
41	33	—	PTA7	AD1P17		
42			PTH0	FTM2CH2	AD1P20	
43	—	—	PTH1	FTM2CH3	PSTCLK0	AD1P21
44	—	—	PTH2	FTM2CH4	PSTCLK1	AD1P22
45	—	—	PTH3	FTM2CH5	BKPT	AD1P23
46	34	23	PTB0	TPM3CH0	AD1P0	
47	35	24	PTB1	TPM3CH1	AD1P1	
48	36	25	PTB2	AD1P2		

Table 4. Pin Availability by Package Pin-Count (continued)



- ¹ Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
- ² Junction to Ambient Natural Convection
- ³ 1s Single layer board, one signal layer
- ⁴ 2s2p Four layer board, 2 signal and 2 power layers

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad \qquad Eqn. 3$$

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the



applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human body	Series resistance	R1	1500	Ω
	Storage capacitance	С	100	pF
	Number of pulse per pin	—	3	
Charge device	Series resistance	R1	0	Ω
model	Storage capacitance	С	0	pF
	Number of pulse per pin	—	3	_
Latch-up	Minimum input voltage limit	—	-2.5	V
	Maximum input voltage limit	_	7.5	V

Table 8. ESD and Latch-up Test Conditions

Table 9. ESD and Latch-Up Protection Characteristics

Num	Rating	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	_	V
2	Charge device model (CDM)	V _{CDM}	±500	—	V
3	Latch-up current at $T_A = 85 \ ^\circ C$	I _{LAT}	±100		mA

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	—	Operating voltage		2.7		5.5	V
2	Р	Output high voltage — Low drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{Load} = -4 \text{ mA}$ $3 \text{ V}, \text{ I}_{Load} = -2 \text{ mA}$ $5 \text{ V}, \text{ I}_{Load} = -2 \text{ mA}$ $3 \text{ V}, \text{ I}_{Load} = -1 \text{ mA}$ Output high voltage — High drive (PTxDSn = 1) $5 \text{ V}, \text{ I}_{Load} = -15 \text{ mA}$ $3 \text{ V}, \text{ I}_{Load} = -8 \text{ mA}$	V _{OH}	$V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.8$ $V_{DD} - 1.5$ $V_{DD} - 1.5$			v
		$5 \text{ V}, I_{\text{Load}} = -8 \text{ mA}$ $5 \text{ V}, I_{\text{Load}} = -8 \text{ mA}$ $3 \text{ V}, I_{\text{Load}} = -4 \text{ mA}$		V _{DD} – 0.8 V _{DD} – 0.8	—	—	

Table 10. DC Characteristics



Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
		DC injection current ^{5 6 7 8} (single pin limit) $$V_{IN}\!>\!V_{DD}$ \\ $V_{IN}\!<\!V_{SS}$$		0 0	_	2 0.2	mA
22		DC injection current (Total MCU limit, includes sum of all stressed pins) V _{IN} >V _{DD} V _{IN} <v<sub>SS</v<sub>	I _{IC}	0 0	_	25 -5	mA

Table 10. DC Characteristics (continued)

¹ Typical values are based on characterization data at 25°C unless otherwise stated.

² Measured with $V_{In} = V_{DD}$ or V_{SS} .

³ Measured with $V_{In} = V_{SS}$.

⁴ Measured with $V_{In} = V_{DD}$.

⁵ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

 6 All functional non-supply pins are internally clamped to V_{SS} and V_{DD}.

⁷ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁸ The RESET pin does not have a clamp diode to V_{DD} . Do not drive this pin above V_{DD} .




Figure 5. Typical I_{OH} vs. V_{DD} - V_{OH} at V_{DD} = 3 V (Low Drive, PTxDSn = 0)



2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	С	Parameter		Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit	
			2 MHz		5	2.27	_		
					3.3	2.24	—		
			4 MHz		5	3.67	—		
1	т	Run supply current measured at			3.3	3.64			
1		FEI mode, all modules off, system clock at:	0.0411-		5	6.55			
			8 MHz		3.3	6.54	—		
			10 141		5	11.90			
			16 MHz		3.3	11.85			
					5	3.28	_		
			2 MHz		3.3	3.26	_		
	Run supply current measured at	4 1411-		5	4.33				
2			3.3	4.32	—				
2	I FEI mode, all modules on, system clock at: 8 MHz		5	8.17	_				
		by blom block all			3.3	8.05	—		
			16 MHz		5	14.8			
					RI _{DD}	3.3	14.74	_	mA
			2 MHz	0 M⊔-		5	3.28		IIIA
			2 MHz			3.3	3.26	—	
				4 MHz		5	4.69	_	1
3	т	Run supply current measured at FBE mode, all modules off			3.3	4.67	—		
		(RANGE = 1, HGO = 0), system	8 MHz		5	7.48	—		
		clock at:			3.3	7.46			
			16 MHz		5	13.10	—		
					3.3	13.07	—		
			2 MHz		5	3.64	—		
					3.3	3.63	—		
			4 MHz		5	5.38	—		
4	т	Run supply current measured at FBE mode, all modules on			3.3	5.35			
		(RANGE = 1, HGO = 0), system clock at:	0 MU-	1	5	8.65	—		
			8 MHz		3.3	8.64	—		
			16 M⊔-	1	5	15.55	—		
			16 MHz		3.3	15.40	—		



Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
5	с	Wait mode supply ³ current measured at		5	1.3	2	mA
5	C	(CPU clock = 2 MHz, f _{Bus} = 1 MHz)		3	1.29	2	
6	с	Wait mode supply ³ current measured at	WI _{DD}	5	5.11	8	mA
0	Ŭ	(CPU clock = 16 MHz, f _{Bus} = 8 MHz)	00	3	5.1	8	
7	с	Wait mode supply ³ current measured at		5	15.24	25	mA
	Ŭ	(CPU clock = 50 MHz, f _{Bus} = 25 MHz)		3	15.2	25	
8	с	Stop2 mode supply current -40 °C 25 °C 120 °C	S2I _{DD}	5	1.40	2.5 2.5 200	μΑ
0	0	–40 °C 25 °C 120 °C	UZI _{DD}	3	1.16	2.5 2.5 200	μA
9	С	Stop3 mode supply current -40 °C 25 °C 120 °C	S3I _{DD}	5	1.60	2.5 2.5 220	μΑ
3		–40 °C 25 °C 120 °C		3	1.35	2.5 2.5 220	μΑ
10	с	RTI adder to stop2 or stop3 ³ , 25 °C	S231	5	300		nA
10			S23I _{DDRTI}	3	300		nA
11	С	Adder to stop3 for oscillator enabled ⁴ (ERCLKEN =1 and EREFSTEN = 1)	S3I _{DDOSC}	5, 3	5		μA

Table 11.	Supply	Current	Characteristics	(continued)
-----------	--------	---------	-----------------	-------------

¹ Typicals are measured at 25 °C.

² Values given here are preliminary estimates prior to completing characterization.

³ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.

⁴ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).




Figure 9. Typical Run I_{DD} vs. System Clock Freq. for FEI and FBE Modes

2.7 Analog Comparator (ACMP) Electricals

Table 12. Analog Comparator Electrical Specifications

Num	С	Rating	Symbol	Min	Typical	Max	Unit
1		Supply voltage	V _{DD}	2.7		5.5	V
2	Т	Supply current (active)	I _{DDAC}	—	20	35	μA
3	D	Analog input voltage	V _{AIN}	V _{SS} – 0.3	_	V _{DD}	V
4	D	Analog input offset voltage	V _{AIO}	_	20	40	mV
5	D	Analog comparator hysteresis	V _H	3.0	6.0	20.0	mV
6	D	Analog input leakage current	I _{ALKG}	_	_	1.0	μΑ
7	D	Analog comparator initialization delay	t _{AINIT}	—	_	1.0	μS
8	Ρ	Bandgap voltage reference factory trimmed at V_{DD} = 5.3248 V, Temp = 25 °C	V _{BG}	1.18	1.20	1.21	V






Figure 10. ADC Input Impedance Equivalency Diagram

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment	
1	т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I _{DDA}	_	133	_	μA		
2	т	Supply current ADLPC = 1 ADLSM = 0 ADCO = 1		I _{DDA}	_	218	_	μA		
3	Т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I _{DDA}	_	327		μA		
4	D	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I _{DDA}	_	0.582	1	mA		
5	Т	Supply current	Stop, reset, module off	I _{DDA}	_	0.011	1	μA		
		ADC	High speed (ADLPC = 0)	f _{ADACK}	2	3.3	5		t _{ADACK} =	
6	P	asynchronous clock source	Low power (ADLPC = 1)		[†] ADACK	[†] ADACK	1.25	2	3.3	MHz

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)



³ Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

2.9 External Oscillator (XOSC) Characteristics

Table 15. Oscillator Electrical Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rating	Symbol	Min	Typical ¹	Мах	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode ² High range (RANGE = 1) PEE or PBE mode ³ High range (RANGE = 1, HGO = 1) BLPE mode High range (RANGE = 1, HGO = 0) BLPE mode	f _{lo} f _{hi-fll} f _{hi-pll} f _{hi-hgo} f _{hi-lp}	32 1 1 1 1		38.4 5 16 16 8	kHz MHz MHz MHz MHz MHz
2		Load capacitors	C ₁ C ₂		e crystal o acturer's ree		
3		Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)	R _F		10 1		MΩ
4		Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		0 100 0 0 0 0	 10 20	kΩ
5	т	Crystal start-up time ⁴ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁵ High range, high gain (RANGE = 1, HGO = 1) ⁵	t CSTL-LP ÇSTL-HGO CSTH-LP t CSTH-HGO		200 400 5 15	 	ms
6	т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode ² PEE or PBE mode ³ BLPE mode	f _{extal}	0.03125 1 0		5 16 40	MHz

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

² When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal



Table 16. MCG Frequency Specifications (continued)(Temperature Range = -40 to 105 °C Ambient)

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
18	D	Lock exit frequency tolerance ⁸	D _{unl}	±4.47	_	±5.97	%
19	D	Lock time — FLL	t _{fll_lock}	_		t _{fll_acquire+} 1075(1/ ^f int_t)	s
20	D	Lock time — PLL	t _{pll_lock}	_	_	t _{pll_acquire+} 1075(1/ ^f pll_ref)	s
21	D	Loss of external clock minimum frequency — RANGE = 0	f _{loc_low}	$(3/5) \times f_{int}$	_	_	kHz

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

² The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

³ This specification applies when the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁴ This specification applies when the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁵ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

⁶ 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.

⁷ Below D_{lock} minimum, the MCG enters lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.

⁸ Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.



2.11.1 Control Timing

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	dc	—	24	MHz
2	D	Internal low-power oscillator period	t _{LPO}	800	—	1500	μs
3	D	External reset pulse width ² ($t_{cyc} = 1/f_{Self_reset}$)	t _{extrst}	100	_	_	ns
4	D	Reset low drive	t _{rstdrv}	$66 imes t_{cyc}$	—	_	ns
5	D	Active background debug mode latch setup time	t _{MSSU}	500	—	_	ns
6	D	Active background debug mode latch hold time	t _{MSH}	100	—	_	ns
7	D	IRQ pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
8	D	KBIPx pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
9	D	Port rise and fall time $(load = 50 \text{ pF})^4$ Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive	t _{Rise} , t _{Fall}	 	11 35 40 75	_	ns


Table 17. Control Timing

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.


² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 4 $\,$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 105 °C.







1. Not defined but normally MSB of character just received






Figure 18. SPI Slave Timing (CPHA = 1)

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see Chapter 4, "Memory."



Mechanical Outline Drawings

3 Mechanical Outline Drawings

Table 22 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MCF51AC256 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 22, or
- Open a browser to the FreescaleÆ website (http://www.freescale.com), and enter the appropriate document number (from Table 22) in the "Enter Keyword" search box at the top of the page.

Pin Count	Туре	Document No.
80	LQFP	98ARL10530D
64	LQFP	98ASS23234W
64	QFP	98ASB42844B
44	LQFP	98ASS23225W

Table 22. Package Information

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008-2010. All rights reserved.

MCF51AC256 Rev.7 9/2011