NXP USA Inc. - MCF51AC256AVPUE Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	CANbus, I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 20x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256avpue

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





1.1 Device Comparison

The MCF51AC256 series is summarized in Table 1.

Table 1. MCF51AC256 Series Device Comparison

Fasture	MCF51	AC256A	МС	F51AC2	56B	MCF51	AC128A	МС	F51AC12	28C
Feature	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin
Flash memory size (Kbytes)			256				I	128	I	
RAM size (Kbytes)	32 32 or 16 ¹									
V1 ColdFire core with BDM (background debug module)					١	⁄es				
ACMP1 (analog comparator)					١	⁄es				
ACMP2 (analog comparator)	Ye	es	Ye	es	No		Y	es		No
ADC (analog-to-digital converter) channels (12-bit)	24	20	24	20	9	24	20	24	20	9
CAN (controller area network)	Ye	es		No		Ye	es		No	
COP (computer operating properly)					١	/es				
CRC (cyclic redundancy check)	Yes									
RTI	Yes									
DBG (debug)	Yes									
IIC1 (inter-integrated circuit)					У	⁄es				
IRQ (interrupt request input)					١	⁄es				
INTC (interrupt controller)					١	⁄es				
KBI (keyboard interrupts)					١	⁄es				
LVD (low-voltage detector)					١	⁄es				
MCG (multipurpose clock generator)					١	⁄es				
OSC (crystal oscillator)					١	⁄es				
Port I/O ²	69	54	69	54	36	69	54	69	54	36
RGPIO (rapid general-purpose I/O)		1	6		12		1	6		12
SCI1, SCI2 (serial communications interfaces)	ons				١	⁄es				
SPI1 (serial peripheral interface)					١	⁄es				
SPI2 (serial peripheral interface)	Yes	No	Yes N		lo	Yes	No	Yes	N	0
FTM1 (flexible timer module) channels		(6		4		(6	-	4
FTM2 channels	6	2	6	2	2	6	2	6	2	2



Feature	MCF51AC256A		MCF51AC256B			MCF51AC128A		MCF51AC128C				
i eature	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin		
TPM3 (timer pulse-width modulator) channels						2						
VBUS (debug visibility bus)	Yes	No	Yes	Ν	lo	Yes	No	Yes	No			
¹ The members of MCE51AC128A with CAN support have 32 KB BAM. The other members have 16 KB BAM												

Table 1. MCF51AC256 Series Device Comparison (continued)

The members of MCF51AC128A with CAN support have 32 KB RAM. The other members have 16 KB RAM.

 $^2~$ Up to 16 pins on Ports E and F are shared with the ColdFire Rapid GPIO module.

1.2 **Block Diagram**

Figure 1 shows the connections between the MCF51AC256 series pins and modules.






Figure 1. MCF51AC256 Series Block Diagram



1.3.1 Feature List

- 32-bit Version 1 ColdFire® central processor unit (CPU)
 - Up to 50.33 MHz at 2.7 V 5.5 V
 - Provide 0.94 Dhrystone 2.1 DMIPS per MHz performance when running from internal RAM (0.76 DMIPS per MHz when running from flash)
 - Implements instruction set revision C (ISA_C)
- On-chip memory
 - Up to 256 KB flash memory read/program/erase over full operating voltage and temperature
 - Up to 32 KB static random access memory (SRAM)
 - Security circuitry to prevent unauthorized access to SRAM and flash contents
- Power-Saving Modes
 - Three low-power stop plus wait modes
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- System protection features
 - Watchdog computer operating properly (COP) reset with options to run from independent LPO clock or bus clock
 - Low-voltage detection with reset or interrupt
 - Illegal opcode and illegal address detection with programmable reset or exception response
 - Flash block protection
- Debug support
 - Single-wire background debug interface
 - Real-time debug support, with 6 hardware breakpoints (4 PC, 1 address pair and 1 data) that can be configured into a 1- or 2-level trigger
 - On-chip trace buffer provides programmable start/stop recording conditions plus support for continuous or PC-profiling modes
 - Support for real-time program (and optional partial data) trace using the debug visibility bus
- V1 ColdFire interrupt controller (CF1_INTC)
 - Support of 40 peripheral I/O interrupt requests plus seven software (one per level) interrupt requests
 - Fixed association between interrupt request source and level plus priority, up to two requests can be remapped to the highest maskable level + priority
 - Unique vector number for each interrupt source
 - Support for service routine interrupt acknowledge (software IACK) read cycles for improved system performance
- Multipurpose clock generator (MCG)
 - Oscillator (XOSC); loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - LPO clock as an optional independent clock source for COP and RTI
 - FLL/PLL controlled by internal or external reference



- Inter-integrated circuit (IIC)
 - Compatible with IIC bus standard
 - Multi-master operation
 - Software programmable for one of 64 different serial clock frequencies
 - Interrupt driven byte-by-byte data transfer
 - Arbitration lost interrupt with automatic mode switching from master to slave
 - Calling address identification interrupt
 - Bus busy detection
 - 10-bit address extension
- Controller area network (CAN)
 - Implementation of the CAN protocol Version 2.0A/B
 - Standard and extended data frames
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbps
 - Support for remote frames
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a "local priority" concept
 - Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable listen-only mode for monitoring of CAN bus
 - Programmable bus-off recovery functionality
 - Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
 - Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
 - Full-duplex, standard non-return-to-zero (NRZ) format
 - Double-buffered transmitter and receiver with separate enables
 - Programmable baud rates (13-bit modulo divider)
 - Interrupt-driven or polled operation
 - Hardware parity generation and checking
 - Programmable 8-bit or 9-bit character length
 - Receiver wakeup by idle-line or address-mark
 - Optional 13-bit break character generation / 11-bit break character detection
 - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
 - Master or slave mode operation
 - Full-duplex or single-wire bidirectional option
 - Programmable transmit bit rate



- Double-buffered transmit and receive
- Serial clock phase and polarity options
- Slave select output
- Selectable MSB-first or LSB-first shifting
- 16-bit and FIFO operations in SPI2
- Input/Output
 - 69 GPIOs
 - 8 keyboard interrupt pins with selectable polarity
 - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
 - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

1.4 Part Numbers




 Table 3. Orderable Part Number Summary

Freescale Part Number	Description	Flash / SRAM (Kbytes)	Package	Temperature
MCF51AC256AVFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256BVFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256AVLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	–40°C to 105°C
MCF51AC256BVLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	–40°C to 105°C
MCF51AC256AVPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	–40°C to 105°C
MCF51AC256BVPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	–40°C to 105°C
MCF51AC128AVFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	–40°C to 105°C
MCF51AC128CVFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	–40°C to 105°C
MCF51AC128AVLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	–40°C to 105°C
MCF51AC128CVLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	–40°C to 105°C
MCF51AC128AVPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	–40°C to 105°C
MCF51AC128CVPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	–40°C to 105°C
MCF51AC256ACFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256BCFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256ACLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	–40°C to 85°C
MCF51AC256BCLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	-40°C to 85°C



1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.






Figure 3. MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP

Figure 4 shows the pinout of the 44-pin LQFP.



This section contains electrical specification tables and reference timing diagrams for the MCF51AC256 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 5. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
с	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 6 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).



Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
3	Р	Output low voltage — Low Drive (PTxDSn = 0) 5 V, I_{Load} = 4 mA 3 V, I_{Load} = 2 mA 5 V, I_{Load} = 2 mA 3 V, I_{Load} = 1 mA		_	_	1.5 1.5 0.8 0.8	V
		Output low voltage — High Drive (PTxDSn = 1) 5 V, I _{Load} = 15 mA 3 V, I _{Load} = 8 mA 5 V, I _{Load} = 8 mA 3 V, I _{Load} = 4 mA		_		1.5 1.5 0.8 0.8	
4	С	Output high current — Max total I _{OH} for all ports 5V 3V		_	_	100 60	mA
5	С	Output low current — Max total I _{OL} for all ports 5 V 3 V		_	_	100 60	mA
6	Ρ	Input high voltage; all digital inputs	V _{IH}	$0.65 \times V_{DD}$	—	—	V
7	Ρ	Input low voltage; all digital inputs	V _{IL}	—	—	$0.35\times V_{DD}$	V
8	D	Input hysteresis; all digital inputs	V _{hys}	$0.06 \times V_{DD}$	_	—	mV
9	Ρ	Input leakage current; input only pins ²	ll _{In} l	—	0.1	1	μA
10	Ρ	High impedance (off-state) leakage current ²	I _{OZ}	—	0.1	1	μA
11	Ρ	Internal pullup resistors ³	R _{PU}	20	45	65	kΩ
12	Ρ	Internal pulldown resistors ⁴	R _{PD}	20	45	65	kΩ
13	С	Input capacitance; all non-supply pins	C _{In}	—	—	8	pF
14	Ρ	POR rearm voltage	V _{POR}	0.9	1.4	2.0	V
15	D	POR rearm time	t _{POR}	10	—	—	μS
16	Ρ	Low-voltage detection threshold — high range V _{DD} falling V _{DD} rising		4.2 4.27	4.35 4.4	4.5 4.6	V
17	Ρ	Low-voltage detection threshold — low range V _{DD} falling V _{DD} rising	V _{LVDL}	2.48 2.5	2.68 2.7	2.7 2.72	V
18	Ρ	Low-voltage warning threshold — high range V _{DD} falling V _{DD} rising		4.2 4.27	4.4 4.45	4.5 4.6	V
19	Ρ	Low-voltage warning threshold low range V _{DD} falling V _{DD} rising		2.48 2.5	2.68 2.7	2.7 2.72	V
20	Т	Low-voltage inhibit reset/recover hysteresis 5 V 3 V		_	100 60	_	mV
21	D	RAM retention voltage	V _{RAM}	—	0.6	1.0	V

Table 10. DC Characteristics (continued)



Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
22 D		DC injection current ^{5 6 7 8} (single pin limit) $$V_{IN}\!>\!V_{DD}$ \\ $V_{IN}\!<\!V_{SS}$$		0 0	_	2 0.2	mA
		DC injection current (Total MCU limit, includes sum of all stressed pins) $V_{IN} > V_{DD} V_{IN} < V_{SS}$		0 0	_	25 -5	mA

Table 10. DC Characteristics (continued)

¹ Typical values are based on characterization data at 25°C unless otherwise stated.

² Measured with $V_{In} = V_{DD}$ or V_{SS} .

³ Measured with $V_{In} = V_{SS}$.

⁴ Measured with $V_{In} = V_{DD}$.

⁵ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

 6 All functional non-supply pins are internally clamped to V_{SS} and V_{DD}.

⁷ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁸ The RESET pin does not have a clamp diode to V_{DD} . Do not drive this pin above V_{DD} .




Figure 5. Typical I_{OH} vs. V_{DD} - V_{OH} at V_{DD} = 3 V (Low Drive, PTxDSn = 0)






Figure 8. Typical I_{OH} vs. V_{DD} – V_{OH} at V_{DD} = 5 V (High Drive, PTxDSn = 1)



Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
5	с	Wait mode supply ³ current measured at		5	1.3	2	mA
5	C	(CPU clock = 2 MHz, f _{Bus} = 1 MHz)		3	1.29	2	
6	С	Wait mode supply ³ current measured at	WI _{DD}	5	5.11	8	mA
0	Ŭ	(CPU clock = 16 MHz, f _{Bus} = 8 MHz)	00	3	5.1	8	
7	с	Wait mode supply ³ current measured at		5	15.24	25	mA
	Ŭ	(CPU clock = 50 MHz, f _{Bus} = 25 MHz)		3	15.2	25	
8	8 C Stop2 mode supply current -40 °C 25 °C 120 °C			5	1.40	2.5 2.5 200	μΑ
8 C	0	–40 °C 25 °C 120 °C	S2I _{DD}	3	1.16	2.5 2.5 200	μΑ
9	Stop3 mode supply current -40 °C 25 °C 120 °C		S3I _{DD}	5	1.60	2.5 2.5 220	μΑ
9 C		-40 °C 25 °C 120 °C		3	1.35	2.5 2.5 220	μΑ
10	с	RTI adder to stop2 or stop3 ³ , 25 °C	S231	5	300		nA
10			S23I _{DDRTI}	3	300		nA
11	с	Adder to stop3 for oscillator enabled ⁴ (ERCLKEN =1 and EREFSTEN = 1)	S3I _{DDOSC}	5, 3	5		μA


Table 11.	Supply	Current	Characteristics	(continued)
-----------	--------	---------	-----------------	-------------

¹ Typicals are measured at 25 °C.

² Values given here are preliminary estimates prior to completing characterization.

³ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.

⁴ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).






Figure 10. ADC Input Impedance Equivalency Diagram

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment		
1	т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I _{DDA}	_	133	_	μA			
2	т	Supply current ADLPC = 1 ADLSM = 0 ADCO = 1		I _{DDA}	_	218	_	μA			
3	Т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I _{DDA}	_	327		μA			
4	D	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I _{DDA}	_	0.582	1	mA			
5	Т	Supply current	Stop, reset, module off	I _{DDA}	_	0.011	1	μA			
		ADC	High speed (ADLPC = 0)	f _{ADACK}	2	3.3	5		t _{ADACK} =		
6	P	asynchronous clock source	Low power (ADLPC = 1)		† _{ADACK}	† _{ADACK}	[†] ADACK	1.25	2	3.3	MHz

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)




Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
	_	Conversion	Short sample (ADLSMP = 0)		_	20		ADCK	See
7	Ρ	time (including sample time)	Long sample (ADLSMP = 1)	t _{ADC}	_	40	_	cycles	Table 10 for
	Ŧ		Short sample (ADLSMP = 0)		_	3.5	_	ADCK	conversion time
8	Т	Sample time	Long sample (ADLSMP = 1)	t _{ADS}	_	23.5	_	cycles	variances
	Т	Total	12-bit mode		_	±3.0	_		Includes
9	Р	unadjusted	10-bit mode	E _{TUE}		±1	±2.5	LSB ²	quantizatio
	Т	error	8-bit mode		_	±0.5	±1.0		n
	Т		12-bit mode			±1.75			
10	Р	Differential non-linearity	10-bit mode ³	DNL		±0.5	±1.0	LSB ²	
	Т		8-bit mode ³			±0.3	±0.5		
	Т		12-bit mode			±1.5			
11	Т	Integral non-linearity	10-bit mode	INL		±0.5	±1.0	LSB ²	
	Т		8-bit mode	— ±0.3	±0.5				
	Т	Zero-scale error	12-bit mode	E _{ZS}		±1.5			V _{ADIN} = V _{SSA}
12	Р		10-bit mode			±0.5	±1.5	LSB ²	
	Т		8-bit mode			±0.5	±0.5	•	
	Т		12-bit mode			±1			
13	Ρ	Full-scale error	10-bit mode	E _{FS}		±0.5	±1	LSB ²	V _{ADIN} = V _{DDA}
	Т		8-bit mode			±0.5	±0.5		DDA
			12-bit mode		_	-1 to 0	_		
14	D	Quantization error	10-bit mode	EQ	_	—	±0.5	LSB ²	
			8-bit mode			—	±0.5		
			12-bit mode			±1			Pad
15	D	Input leakage error	10-bit mode	EIL		±0.2	±2.5	LSB ²	leakage ⁴ *
			8-bit mode			±0.1	±1		R _{AS}
16	D	Temp sensor voltage	25°C	V _{TEMP25}	_	1.396	_	V	
17	D	Temp sensor	–40 °C–25 °C	~	—	3.266	—	mV/°C	
17	ע ו	slope	25 °C–85 °C	m		3.638			1

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

¹ Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{\text{REFH}} - V_{\text{REFL}})/2^{\text{N}}$.





2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rat	ing	Symbol	Min	Typical ¹	Max	Unit
1	С	Internal reference frequence V _{DD} = 5 V and temperature		f _{int_ft}	_	32.768	_	kHz
2	С	Average internal reference	frequency — untrimmed	f _{int_ut}	31.25	—	39.0625	kHz
3	Т	Internal reference startup ti	me	t _{irefst}	_	60	100	μs
	С		Low range (DRS=00)		16	—	20	
4	С	DCO output frequency range — untrimmed ²	Mid range (DRS=01)	f _{dco_ut}	32	—	40	MHz
	С	ango antininoa	High range (DRS=10)		48	—	60	
	Ρ	DCO output frequency ²	Low range (DRS=00)		_	16.82	_	
5	Ρ	reference =32768Hz			_	33.69	_	MHz
	Ρ	and DMX32 = 1	High range (DRS=10)		_	50.48	_	
6	D	Resolution of trimmed DCC voltage and temperature (u	$\Delta f_{dco_res_t}$	_	±0.1	±0.2	%f _{dco}	
7	D	Resolution of trimmed DCC voltage and temperature (n		$\Delta f_{dco_res_t}$	_	±0.2	±0.4	%f _{dco}
8	D	Total deviation of trimmed D voltage and temperature	CO output frequency over	Δf_{dco_t}		0.5 -1.0	±2	%f _{dco}
9	D	Total deviation of trimmed D fixed voltage and temperat		Δf_{dco_t}		±0.5	±1	%f _{dco}
10	D	FLL acquisition time ³		t _{fll_acquire}	_	—	1	ms
11	D	PLL acquisition time ⁴		t _{pll_acquire}	_	—	1	ms
12	D	Long term jitter of DCO out 2ms interval) ⁵	C _{Jitter}	_	0.02	0.2	%f _{dco}	
13	D	VCO operating frequency		f _{vco}	7.0	—	55.0	MHz
16	D	Jitter of PLL output clock m	easured over 625 ns ⁶	f _{pll_jitter_625ns}	_	0.566 ⁶	—	%f _{pll}
17	D	Lock entry frequency tolera	ince ⁷	D _{lock}	±1.49	—	±2.98	%



2.11.2 Timer (TPM/FTM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

NUM	С	Function	Symbol	Min	Max	Unit
1	_	External clock frequency	f _{TPMext}	DC	f _{Bus} /4	MHz
2	—	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	—	t _{cyc}
4	D	External clock low time	t _{ciki}	1.5	—	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 18	. TPM/FTM	Input	Timing
----------	-----------	-------	--------




Figure 13. Timer External Clock




Figure 14. Timer Input Capture Pulse

2.11.3 MSCAN

Table 19. MSCAN Wake-Up Pulse Characteristics

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	D	MSCAN wake-up dominant pulse filtered	t _{WUP}	_	—	2	μs
2	D	MSCAN wake-up dominant pulse pass	t _{WUP}	5	—	5	μS

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.



Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	—	Supply voltage for program/erase	V _{prog/erase}	2.7	—	5.5	V
2		Supply voltage for read operation	V _{Read}	2.7	—	5.5	V
3	—	Internal FCLK frequency ²	f _{FCLK}	150	—	200	kHz
4	—	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	—	6.67	μs
5	—	Byte program time (random location) ²	t _{prog}	9		t _{Fcyc}	
6		Byte program time (burst mode) ²	t _{Burst}	4		t _{Fcyc}	
7	—	Page erase time ³	t _{Page}	4000		t _{Fcyc}	
8	—	Mass erase time ²	t _{Mass}	20,000		t _{Fcyc}	
9	с	Program/erase endurance ⁴ T_L to $T_H = -40 \text{ °C}$ to 105 °C T = 25 °C	_	10,000	 100,000		cycles
10	С	Data retention ⁵	t _{D_ret}	15	100	_	years

Table 21. Flash Characteristics

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

² The frequency of this clock is controlled by a software setting.

³ These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

- ⁴ Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory.*
- ⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.*

2.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

2.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.





4 Revision History

Table 23. Revision History

Revision	Description		
1	Initial published		
2	Updated ADC channels, Item 1, 4-5 on Table 2.10		
3	Completed all theTBDs. Changed RTC to RTI in Figure 1. Corrected the block diagram. Changed V_{DDAD} to V_{DDA} , V_{SSAD} to V_{SSA} . Added charge device model data and removed machine data in Table 8. Updated the specifications of V_{LVDH} , V_{LVDL} , V_{LVWH} and V_{LVWL} in Table 10. Updated S2I _{DD} , S3I _{DD} in Table 11. Added C column in Table 14. Updated f _{dco_DMX32} in Table 16.		
4	Corrected the expansion of SPI to serial peripheral interface.		
5	Updated V _{LVDL} in the Table 10. Updated RI _{DD} in the Table 11.		
6	Updated V_{LVDH} , V_{LVDL} , V_{LVWH} and V_{LVWL} in the Table 10. Added LPO on the Figure 1 and LPO features in the Section 1.3, "Features."		
7	Added 44-pin LQFP package information for AC256 and AC128.		

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008-2010. All rights reserved.

MCF51AC256 Rev.7 9/2011