

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	36
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 9x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256bcfge">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256bcfge</a>

# Table of Contents

1	MCF51AC256 Family Configurations . . . . .	3	Figure 8.Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (High Drive, PTxDSn = 1) . . . . .	24
1.1	Device Comparison . . . . .	3	Figure 9.Typical Run IDD vs. System Clock Freq. for FEI and FBE Modes . . . . .	27
1.2	Block Diagram . . . . .	4	Figure 10.ADC Input Impedance Equivalency Diagram . . . . .	29
1.3	Features . . . . .	6	Figure 11.Reset Timing . . . . .	34
1.3.1	Feature List . . . . .	7	Figure 12.IRQ/KBIPx Timing . . . . .	34
1.4	Part Numbers . . . . .	10	Figure 13.Timer External Clock . . . . .	35
1.5	Pinouts and Packaging . . . . .	12	Figure 14.Timer Input Capture Pulse . . . . .	35
2	Electrical Characteristics . . . . .	17	Figure 15.SPI Master Timing (CPHA = 0) . . . . .	37
2.1	Parameter Classification . . . . .	17	Figure 16.SPI Master Timing (CPHA = 1) . . . . .	37
2.2	Absolute Maximum Ratings . . . . .	17	Figure 17.SPI Slave Timing (CPHA = 0) . . . . .	38
2.3	Thermal Characteristics . . . . .	18	Figure 18.SPI Slave Timing (CPHA = 1) . . . . .	38
2.4	Electrostatic Discharge (ESD) Protection Characteristics 19			
2.5	DC Characteristics . . . . .	20		
2.6	Supply Current Characteristics . . . . .	25		
2.7	Analog Comparator (ACMP) Electricals . . . . .	27		
2.8	ADC Characteristics . . . . .	28		
2.9	External Oscillator (XOSC) Characteristics . . . . .	31		
2.10	MCG Specifications . . . . .	32		
2.11	AC Characteristics . . . . .	33		
2.11.1	Control Timing . . . . .	34		
2.11.2	Timer (TPM/FTM) Module Timing . . . . .	35		
2.11.3	MSCAN . . . . .	35		
2.12	SPI Characteristics . . . . .	36		
2.13	Flash Specifications . . . . .	38		
2.14	EMC Performance . . . . .	39		
2.14.1	Radiated Emissions . . . . .	39		
3	Mechanical Outline Drawings . . . . .	40		
4	Revision History . . . . .	41		

## List of Figures

Figure 1.	MCF51AC256 Series Block Diagram . . . . .	5
Figure 2.	MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP . . . . .	12
Figure 3.	MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP . . . . .	13
Figure 4.	MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP . . . . .	14
Figure 5.	Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (Low Drive, PTxDSn = 0) . . . . .	22
Figure 6.	Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (High Drive, PTxDSn = 1) . . . . .	23
Figure 7.	Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (Low Drive, PTxDSn = 0) . . . . .	23

## List of Tables

Table 1.	MCF51AC256 Series Device Comparison . . . . .	3
Table 2.	MCF51AC256 Series Functional Units . . . . .	6
Table 3.	Orderable Part Number Summary . . . . .	10
Table 4.	Pin Availability by Package Pin-Count . . . . .	14
Table 5.	Parameter Classifications . . . . .	17
Table 6.	Absolute Maximum Ratings . . . . .	18
Table 7.	Thermal Characteristics . . . . .	18
Table 8.	ESD and Latch-up Test Conditions . . . . .	20
Table 9.	ESD and Latch-Up Protection Characteristics . . . . .	20
Table 10.	DC Characteristics . . . . .	20
Table 11.	Supply Current Characteristics . . . . .	25
Table 12.	Analog Comparator Electrical Specifications . . . . .	27
Table 13.5	Volt 12-bit ADC Operating Conditions . . . . .	28
Table 14.5	Volt 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}$ ) . . . . .	29
Table 15.	Oscillator Electrical Specifications (Temperature Range = -40 to 105 °C Ambient) . . . . .	31
Table 16.	MCG Frequency Specifications (Temperature Range = -40 to 105 °C Ambient) . . . . .	32
Table 17.	Control Timing . . . . .	34
Table 18.	TPM/FTM Input Timing . . . . .	35
Table 19.	MSCAN Wake-Up Pulse Characteristics . . . . .	35
Table 20.	SPI Timing . . . . .	36
Table 21.	Flash Characteristics . . . . .	39
Table 22.	Package Information . . . . .	40
Table 23.	Revision History . . . . .	41

# 1 MCF51AC256 Family Configurations

## 1.1 Device Comparison

The MCF51AC256 series is summarized in [Table 1](#).

**Table 1. MCF51AC256 Series Device Comparison**

Feature	MCF51AC256A		MCF51AC256B			MCF51AC128A		MCF51AC128C								
	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin						
Flash memory size (Kbytes)	256						128									
RAM size (Kbytes)	32						32 or 16 <sup>1</sup>									
V1 ColdFire core with BDM (background debug module)							Yes									
ACMP1 (analog comparator)							Yes									
ACMP2 (analog comparator)	Yes		Yes		No	Yes				No						
ADC (analog-to-digital converter) channels (12-bit)	24	20	24	20	9	24	20	24	20	9						
CAN (controller area network)	Yes		No			Yes		No								
COP (computer operating properly)							Yes									
CRC (cyclic redundancy check)							Yes									
RTI							Yes									
DBG (debug)							Yes									
IIC1 (inter-integrated circuit)							Yes									
IRQ (interrupt request input)							Yes									
INTC (interrupt controller)							Yes									
KBI (keyboard interrupts)							Yes									
LVD (low-voltage detector)							Yes									
MCG (multipurpose clock generator)							Yes									
OSC (crystal oscillator)							Yes									
Port I/O <sup>2</sup>	69	54	69	54	36	69	54	69	54	36						
GPIO (rapid general-purpose I/O)	16				12	16				12						
SCI1, SCI2 (serial communications interfaces)							Yes									
SPI1 (serial peripheral interface)							Yes									
SPI2 (serial peripheral interface)	Yes	No	Yes	No		Yes	No	Yes	No							
FTM1 (flexible timer module) channels	6				4	6				4						
FTM2 channels	6	2	6	2	2	6	2	6	2	2						

**Table 1. MCF51AC256 Series Device Comparison (continued)**

Feature	MCF51AC256A		MCF51AC256B			MCF51AC128A		MCF51AC128C		
	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin
TPM3 (timer pulse-width modulator) channels	2									
VBUS (debug visibility bus)	Yes	No	Yes	No		Yes	No	Yes	No	

<sup>1</sup> The members of MCF51AC128A with CAN support have 32 KB RAM. The other members have 16 KB RAM.

<sup>2</sup> Up to 16 pins on Ports E and F are shared with the ColdFire Rapid GPIO module.

## 1.2 Block Diagram

Figure 1 shows the connections between the MCF51AC256 series pins and modules.




Figure 1. MCF51AC256 Series Block Diagram

## 1.3 Features

Table 2 describes the functional units of the MCF51AC256 series.

**Table 2. MCF51AC256 Series Functional Units**

Functional Unit	Function
CF1 Core (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
Flash (flash memory)	Provides storage for program code, constants and variables
RAM (random-access memory)	Provides storage for program variables
GPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
COP (computer operating properly)	Monitors a countdown timer and generates a reset if the timer is not regularly reset by the software
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provides a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
ACMP1, ACMP2 (analog comparators)	Compares two analog inputs
IIC (inter-integrated circuit)	Supports standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the PLL or FLL
LPO (low-power oscillator)	Provides a second clock source for COP and RTI.
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1 (8-bit serial peripheral interfaces)	Provides 8-bit 4-pin synchronous serial interface
SPI2 (16-bit serial peripheral interfaces)	Provides 16-bit 4-pin synchronous serial interface with FIFO


- Trimmable internal reference allows 0.2% resolution and 2% deviation
- Analog-to-digital converter (ADC)
  - 24 analog inputs with 12 bits resolution
  - Output formatted in 12-, 10- or 8-bit right-justified format
  - Single or continuous conversion (automatic return to idle after single conversion)
  - Operation in low-power modes for lower noise operation
  - Asynchronous clock source for lower noise operation
  - Automatic compare with interrupt for less-than, or greater-than or equal-to, programmable value
  - On-chip temperature sensor
- Flexible timer/pulse-width modulators (FTM)
  - 16-bit Free-running counter or a counter with initial and final value. The counting can be up and unsigned, up and signed, or up-down and unsigned
  - Up to 6 channels, and each channel can be configured for input capture, output compare or edge-aligned PWM mode, all channels can be configured for center-aligned PWM mode
    - Channels can operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs)
    - Each pair of channels can be combined to generate a PWM signal (with independent control of both edges of PWM signal)
    - Deadtime insertion is available for each complementary pair
  - The load of the FTM registers which have write buffer can be synchronized; write protection for critical registers
  - Generation of the triggers to ADC (hardware trigger)
  - A fault input for global fault control
  - Backwards compatible with TPM
- Timer/pulse width modulator (TPM)
  - 16-bit free-running or modulo up/down count operation
  - Two channels, each channel may be input capture, output compare, or edge-aligned PWM
  - One interrupt per channel plus terminal count interrupt
- Cyclic redundancy check (CRC) generator
  - High speed hardware CRC generator circuit using 16-bit shift register
  - CRC16-CCITT compliancy with  $x^{16} + x^{12} + x^5 + 1$  polynomial
  - Error detection for all single, double, odd, and most multi-bit errors
  - Programmable initial seed value
- Analog comparators (ACMP)
  - Full rail to rail supply operation
  - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
  - Option to compare to fixed internal bandgap reference voltage
  - Option to allow comparator output to be visible on a pin, ACMPxO

**Table 3. Orderable Part Number Summary**

MCF51AC256ACPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	-40°C to 85°C
MCF51AC256BCPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	-40°C to 85°C
MCF51AC256BCFGE	MCF51AC256 ColdFire Microcontroller without CAN	256/32	44 LQFP	-40°C to 85°C
MCF51AC128ACFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	-40°C to 85°C
MCF51AC128CCFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	-40°C to 85°C
MCF51AC128ACLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	-40°C to 85°C
MCF51AC128CCLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	-40°C to 85°C
MCF51AC128ACPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	-40°C to 85°C
MCF51AC128CCPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	-40°C to 85°C
MCF51AC128CCFGE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	44 LQFP	-40°C to 85°C


## 1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.



**Figure 2. MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP**

Figure 3 shows the pinout of the 64-pin LQFP and QFP.



**Figure 4. MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP**

Table 4 shows the package pin assignments.

**Table 4. Pin Availability by Package Pin-Count**

Pin Number			Lowest <-- Priority --> Highest			
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
1	1	1	PTC4	SS2		
2	2	2	IRQ	TPMCLK <sup>1</sup>		
3	3	3	RESET			
4	4	4	PTF0	GPIO8	FTM1CH2	
5	5	5	PTF1	GPIO9	FTM1CH3	
6	6	—	PTF2	GPIO10	FTM1CH4	
7	7	—	PTF3	GPIO11	FTM1CH5	

**Table 4. Pin Availability by Package Pin-Count (continued)**

Pin Number			Lowest <-- Priority --> Highest			
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
8	8	6	PTF4	GPIO12	FTM2CH0	
9	9	—	PTC6	FTM2FLT		
10	10	—	PTF7	GPIO15		
11	11	7	PTF5	GPIO13	FTM2CH1	
12	12	—	PTF6	GPIO14	FTM1FLT	
13	—	—	PTJ0	PST0		
14	—	—	PTJ1	PST1		
15	—	—	PTJ2	PST2		
16	—	—	PTJ3	PST3		
17	13	8	PTE0	GPIO0	TxD1	
18	14	9	PTE1	GPIO1	RxD1	
19	15	10	PTE2	GPIO2	FTM1CH0	
20	16	11	PTE3	GPIO3	FTM1CH1	
21	17	12	PTE4	GPIO4	SS1	
22	18	13	PTE5	GPIO5	MISO1	
23	19	14	PTE6	GPIO6	MOSI1	
24	20	15	PTE7	GPIO7	SPSCK1	
25	21	16	V <sub>SS</sub>			
26	22	17	V <sub>DD</sub>			
27	—	—	PTJ4	DDATA0		
28	—	—	PTJ5	DDATA1		
29	—	—	PTJ6	DDATA2		
30	—	—	PTJ7	DDATA3		
31	23	18	PTG0	KBI1P0		
32	24	19	PTG1	KBI1P1		
33	25	20	PTG2	KBI1P2		
34	26	21	PTA0	TxCAN <sup>2</sup>		
35	27	22	PTA1	RxCAN <sup>3</sup>		
36	28	—	PTA2			
37	29	—	PTA3	ACMP2O		
38	30	—	PTA4	ACMP2-		
39	31	—	PTA5	ACMP2+		
40	32	—	PTA6	AD1P16		
41	33	—	PTA7	AD1P17		
42	—	—	PTH0	FTM2CH2	AD1P20	
43	—	—	PTH1	FTM2CH3	PSTCLK0	AD1P21
44	—	—	PTH2	FTM2CH4	PSTCLK1	AD1P22
45	—	—	PTH3	FTM2CH5	BKPT	AD1P23
46	34	23	PTB0	TPM3CH0	AD1P0	
47	35	24	PTB1	TPM3CH1	AD1P1	
48	36	25	PTB2	AD1P2		

Table 4. Pin Availability by Package Pin-Count (continued)

Pin Number			Lowest <-- Priority --> Highest			
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
49	37	26	PTB3	AD1P3		
50	38	—	PTB4	AD1P4		
51	39	—	PTB5	AD1P5		
52	40	—	PTB6	AD1P6		
53	41	—	PTB7	AD1P7		
54	42	27	PTD0	AD1P8	ACMP1+	
55	43	28	PTD1	AD1P9	ACMP1-	
56	44	29	V <sub>DDA</sub>			
57	45	30	V <sub>SSA</sub>			
58	46	31	PTD2	KBI1P5	AD1P10	ACMP1O
59	47	32	PTD3	KBI1P6	AD1P11	
60	48	33	PTG3	KBI1P3	AD1P18	
61	49	—	PTG4	KBI1P4	AD1P19	
62	50	—	PTD4	FTM2CLK	AD1P12	
63	51	—	PTD5	AD1P13		
64	52	—	PTD6	FTM1CLK	AD1P14	
65	53	—	PTD7	KBI1P7	AD1P15	
66	54	34	V <sub>REFH</sub>			
67	55	35	V <sub>REFL</sub>			
68	56	36	BKGD	MS		
69	57	37	PTG5	XTAL		
70	58	38	PTG6	EXTAL		
71	59	39	V <sub>SS</sub>			
72	—	—	V <sub>DD</sub>			
73	60	40	PTC0	SCL1		
74	61	41	PTC1	SDA1		
75	—	—	PTH4	SPCK2		
76	—	—	PTH5	MOSI2		
77	—	—	PTH6	MISO2		
78	62	42	PTC2	MCLK		
79	63	43	PTC3	TxD2		
80	64	44	PTC5	RxD2		

<sup>1</sup> TPMCLK, FTM1CLK, and FTM2CLK options are configured via software; out of reset, FTM1CLK, FTM2CLK, and TPMCLK are available to FTM1, FTM2, and TPM3 respectively.

<sup>2</sup> TxCAN is available in the member that supports CAN.

<sup>3</sup> RxCAN is available in the member that supports CAN.

## 2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MCF51AC256 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

### NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

### 2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 5. Parameter Classifications**

<b>P</b>	Those parameters are guaranteed during production testing on each individual device.
<b>C</b>	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
<b>T</b>	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
<b>D</b>	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

### 2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in [Table 6](#) may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).

## Electrical Characteristics

Table 10. DC Characteristics (continued)

Num	C	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
22	D	DC injection current <sup>5 6 7 8</sup> (single pin limit) $V_{IN} > V_{DD}$ $V_{IN} < V_{SS}$	$I_{IC}$	0	—	2	mA
		DC injection current (Total MCU limit, includes sum of all stressed pins) $V_{IN} > V_{DD}$ $V_{IN} < V_{SS}$		0	—	25	mA

<sup>1</sup> Typical values are based on characterization data at 25°C unless otherwise stated.

<sup>2</sup> Measured with  $V_{IN} = V_{DD}$  or  $V_{SS}$ .

<sup>3</sup> Measured with  $V_{IN} = V_{SS}$ .


<sup>4</sup> Measured with  $V_{IN} = V_{DD}$ .

<sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{IN} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>6</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>7</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>8</sup> The  $\overline{\text{RESET}}$  pin does not have a clamp diode to  $V_{DD}$ . Do not drive this pin above  $V_{DD}$ .

Figure 5. Typical  $I_{OH}$  vs.  $V_{DD}-V_{OH}$  at  $V_{DD} = 3$  V (Low Drive,  $PTxDSn = 0$ )

## Electrical Characteristics

Table 11. Supply Current Characteristics (continued)

Num	C	Parameter	Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit
5	C	Wait mode supply <sup>3</sup> current measured at (CPU clock = 2 MHz, f <sub>Bus</sub> = 1 MHz)	W <sub>I<sub>DD</sub></sub>	5	1.3	2	mA
				3	1.29	2	
6	C	Wait mode supply <sup>3</sup> current measured at (CPU clock = 16 MHz, f <sub>Bus</sub> = 8 MHz)	W <sub>I<sub>DD</sub></sub>	5	5.11	8	mA
				3	5.1	8	
7	C	Wait mode supply <sup>3</sup> current measured at (CPU clock = 50 MHz, f <sub>Bus</sub> = 25 MHz)	W <sub>I<sub>DD</sub></sub>	5	15.24	25	mA
				3	15.2	25	
8	C	Stop2 mode supply current -40 °C 25 °C 120 °C  -40 °C 25 °C 120 °C	S <sub>2I<sub>DD</sub></sub>	5	1.40	2.5 2.5 200	μA
				3	1.16	2.5 2.5 200	μA
9	C	Stop3 mode supply current -40 °C 25 °C 120 °C  -40 °C 25 °C 120 °C	S <sub>3I<sub>DD</sub></sub>	5	1.60	2.5 2.5 220	μA
				3	1.35	2.5 2.5 220	μA
10	C	RTI adder to stop2 or stop3 <sup>3</sup> , 25 °C	S <sub>23I<sub>DDRTI</sub></sub>	5	300		nA
				3	300		nA
11	C	Adder to stop3 for oscillator enabled <sup>4</sup> (ERCLKEN = 1 and EREFSTEN = 1)	S <sub>3I<sub>DDOSC</sub></sub>	5, 3	5		μA

<sup>1</sup> Typicals are measured at 25 °C.<sup>2</sup> Values given here are preliminary estimates prior to completing characterization.<sup>3</sup> Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.<sup>4</sup> Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

## 2.8 ADC Characteristics

**Table 13. 5 Volt 12-bit ADC Operating Conditions**

Num	C	Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
1	D	Supply voltage	Absolute	V <sub>DDA</sub>	2.7	—	5.5	V	
	D		Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> ) <sup>2</sup>	ΔV <sub>DDA</sub>	-100	0	100	mV	
2	D	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> ) <sup>2</sup>	ΔV <sub>SSA</sub>	-100	0	100	mV	
3	D	Reference voltage high		V <sub>REFH</sub>	2.7	V <sub>DDA</sub>	V <sub>DDA</sub>	V	
4	D	Reference voltage low		V <sub>REFL</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
5	D	Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
6	C	Input capacitance		C <sub>ADIN</sub>	—	4.5	5.5	pF	
7	C	Input resistance		R <sub>ADIN</sub>	—	3	5	kΩ	
8	C	Analog source resistance	12-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>	—	—	2	kΩ	External to MCU
	C		10-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz		—	—	5		
	C		8-bit mode (all valid f <sub>ADCK</sub> )		—	—	10		
9	D	ADC conversion clock frequency	High speed (ADLPC = 0)	f <sub>ADCK</sub>	0.4	—	8.0	MHz	
	D		Low power (ADLPC = 1)		0.4	—	4.0		

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.

<sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

## 2.9 External Oscillator (XOSC) Characteristics

**Table 15. Oscillator Electrical Specifications (Temperature Range = –40 to 105 °C Ambient)**

Num	C	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit	
1	C	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode <sup>2</sup> High range (RANGE = 1) PEE or PBE mode <sup>3</sup> High range (RANGE = 1, HGO = 1) BLPE mode High range (RANGE = 1, HGO = 0) BLPE mode	$f_{lo}$ $f_{hi-fil}$ $f_{hi-pll}$ $f_{hi-hgo}$ $f_{hi-lp}$	32 1 1 1 1	— — — — —	38.4 5 16 16 8	kHz MHz MHz MHz MHz	
2	—	Load capacitors	$C_1$ $C_2$	See crystal or resonator manufacturer's recommendation.				
3	—	Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)	$R_F$		10 1		MΩ	
4	—	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	$R_S$	— — — — — — —	0 100 0 0 0 0 0	— — — 0 0 10 20	kΩ	
5	T	Crystal start-up time <sup>4</sup> Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) <sup>5</sup> High range, high gain (RANGE = 1, HGO = 1) <sup>5</sup>	$t_{CSTL-LP}$ $t_{CSTL-HGO}$ $t_{CSTH-LP}$ $t_{CSTH-HGO}$	— — — —	200 400 5 15	— — — —	ms	
6	T	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode <sup>2</sup> PEE or PBE mode <sup>3</sup> BLPE mode	$f_{extal}$	0.03125 1 0	— — —	5 16 40	MHz	

<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

<sup>2</sup> When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal


## 2.12 SPI Characteristics

Table 20 and Figure 15 through Figure 18 describe the timing requirements for the SPI system.

**Table 20. SPI Timing**


No.	C	Function	Symbol	Min	Max	Unit
—	D	Operating frequency Master Slave	$f_{op}$	$f_{Bus}/2048$ 0	$f_{Bus}/2$ $f_{Bus}/4$	Hz
1	D	SPSCK period Master Slave	$t_{SPSCK}$	2 4	2048	$t_{cyc}$ $t_{cyc}$
2	D	Enable lead time Master Slave	$t_{Lead}$	1/2 1	—	$t_{SPSCK}$ $t_{cyc}$
3	D	Enable lag time Master Slave	$t_{Lag}$	1/2 1	—	$t_{SPSCK}$ $t_{cyc}$
4	D	Clock (SPSCK) high or low time Master Slave	$t_{WSPSCK}$	$t_{cyc} - 30$ $t_{cyc} - 30$	$1024 t_{cyc}$ —	ns ns
5	D	Data setup time (inputs) Master Slave	$t_{SU}$	15 15	—	ns ns
6	D	Data hold time (inputs) Master Slave	$t_{HI}$	0 25	—	ns ns
7	D	Slave access time	$t_a$	—	1	$t_{cyc}$
8	D	Slave MISO disable time	$t_{dis}$	—	1	$t_{cyc}$
9	D	Data valid (after SPSCK edge) Master Slave	$t_v$	—	25 25	ns ns
10	D	Data hold time (outputs) Master Slave	$t_{HO}$	0 0	—	ns ns
11	D	Rise time Input Output	$t_{RI}$ $t_{RO}$	—	$t_{cyc} - 25$ 25	ns ns
12	D	Fall time Input Output	$t_{FI}$ $t_{FO}$	—	$t_{cyc} - 25$ 25	ns ns

## Electrical Characteristics



1. Not defined but normally MSB of character just received

**Figure 17. SPI Slave Timing (CPHA = 0)**



1. Not defined but normally LSB of character just received

**Figure 18. SPI Slave Timing (CPHA = 1)**

## 2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. For more detailed information about program/erase operations, see [Chapter 4, “Memory.”](#)

### 3 Mechanical Outline Drawings

Table 22 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MCF51AC256 Series Product Summary pages at <http://www.freescale.com>.

To view the latest drawing, either:

- Click on the appropriate link in Table 22, or
- Open a browser to the FreescaleÆ website (<http://www.freescale.com>), and enter the appropriate document number (from Table 22) in the “Enter Keyword” search box at the top of the page.

**Table 22. Package Information**

Pin Count	Type	Document No.
80	LQFP	<a href="#">98ARL10530D</a>
64	LQFP	<a href="#">98ASS23234W</a>
64	QFP	<a href="#">98ASB42844B</a>
44	LQFP	<a href="#">98ASS23225W</a>

## 4 Revision History

Table 23. Revision History

Revision	Description
1	Initial published
2	Updated ADC channels, Item 1, 4-5 on Table 2.10
3	Completed all the TBDs. Changed RTC to RTI in <a href="#">Figure 1</a> . Corrected the block diagram. Changed $V_{DDAD}$ to $V_{DDA}$ , $V_{SSAD}$ to $V_{SSA}$ . Added charge device model data and removed machine data in <a href="#">Table 8</a> . Updated the specifications of $V_{LVDH}$ , $V_{LVDL}$ , $V_{LVWH}$ and $V_{LVWL}$ in <a href="#">Table 10</a> . Updated $S2I_{DD}$ , $S3I_{DD}$ in <a href="#">Table 11</a> . Added C column in <a href="#">Table 14</a> . Updated $f_{dco\_DMX32}$ in <a href="#">Table 16</a> .
4	Corrected the expansion of SPI to serial peripheral interface.
5	Updated $V_{LVDL}$ in the <a href="#">Table 10</a> . Updated $R1_{DD}$ in the <a href="#">Table 11</a> .
6	Updated $V_{LVDH}$ , $V_{LVDL}$ , $V_{LVWH}$ and $V_{LVWL}$ in the <a href="#">Table 10</a> . Added LPO on the <a href="#">Figure 1</a> and LPO features in the <a href="#">Section 1.3, "Features."</a>
7	Added 44-pin LQFP package information for AC256 and AC128.