



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	36
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 9x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256bcfger

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MCF	51AC256 Family Configurations
	1.1	Device Comparison3
	1.2	Block Diagram4
	1.3	Features
		1.3.1 Feature List
	1.4	Part Numbers
	1.5	Pinouts and Packaging
2	Elect	rical Characteristics
	2.1	Parameter Classification
	2.2	Absolute Maximum Ratings
	2.3	Thermal Characteristics
	2.4	Electrostatic Discharge (ESD) Protection Characteristics 19
	2.5	DC Characteristics
	2.6	Supply Current Characteristics
	2.7	Analog Comparator (ACMP) Electricals
	2.8	ADC Characteristics
	2.9	External Oscillator (XOSC) Characteristics
	2.10	MCG Specifications32
	2.11	AC Characteristics
		2.11.1 Control Timing
		2.11.2 Timer (TPM/FTM) Module Timing
		2.11.3 MSCAN
	2.12	SPI Characteristics
	2.13	Flash Specifications
	2.14	EMC Performance
		2.14.1 Radiated Emissions39
3		anical Outline Drawings
4	Revis	sion History
Lis	st of	Figures
		.MCF51AC256 Series Block Diagram 5
Fig	gure 2	.MCF51AC256 Series ColdFire Microcontroller
		80-Pin LQFP
Fig	gure 3	.MCF51AC256 Series ColdFire Microcontroller
		64-Pin QFP/LQFP
Fig	gure 4	.MCF51AC256 Series ColdFire Microcontroller
		44-Pin LQFP
Fig	gure 5	Typical I _{OH} vs. V _{DD} -V _{OH} at V _{DD} = 3 V
		(Low Drive, PTxDSn = 0)
Fig	gure 6	Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD}=3$ V
		(High Drive, PTxDSn = 1)
Fig	gure 7	Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD}=5$ V
		(Low Drive, PTxDSn = 0)

Figure 8. Typical I_{OH} vs. V_{DD} – V_{OH} at V_{DD} = 5 V
(High Drive, PTxDSn = 1)
Figure 9. Typical Run IDD vs. System Clock Freq.
for FEI and FBE Modes
Figure 10.ADC Input Impedance Equivalency Diagram 29
Figure 11.Reset Timing
Figure 12.IRQ/KBIPx Timing
Figure 13.Timer External Clock
Figure 14.Timer Input Capture Pulse
Figure 15.SPI Master Timing (CPHA = 0)
Figure 16.SPI Master Timing (CPHA =1)
Figure 17.SPI Slave Timing (CPHA = 0)
Figure 18.SPI Slave Timing (CPHA = 1)
List of Tables
Table 1. MCF51AC256 Series Device Comparison
Table 2. MCF51AC256 Series Functional Units 6
Table 3. Orderable Part Number Summary
Table 4. Pin Availability by Package Pin-Count
Table 5. Parameter Classifications
Table 6. Absolute Maximum Ratings
Table 7. Thermal Characteristics
Table 8. ESD and Latch-up Test Conditions 20
Table 9. ESD and Latch-Up Protection Characteristics 20
Table 10.DC Characteristics
Table 11. Supply Current Characteristics
Table 12. Analog Comparator Electrical Specifications 27
Table 13.5 Volt 12-bit ADC Operating Conditions 28
Table 14.5 Volt 12-bit ADC Characteristics
$(V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) \dots 29$
Table 15. Oscillator Electrical Specifications
(Temperature Range = -40 to 105 °C Ambient) 31
Table 16.MCG Frequency Specifications
(Temperature Range = -40 to 105 °C Ambient) 32
Table 17. Control Timing
Table 18.TPM/FTM Input Timing
Table 19.MSCAN Wake-Up Pulse Characteristics
Table 20.SPI Timing
Table 21.Flash Characteristics
Table 22.Package Information
Table 23.Revision History



1.1 Device Comparison

The MCF51AC256 series is summarized in Table 1.

Table 1. MCF51AC256 Series Device Comparison

Feature		AC256A	MCF51AC256B			MCF51	AC128A	MCF51AC128C		
Feature	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin
Flash memory size (Kbytes)			256	•				128		
RAM size (Kbytes)			32					32 or 16 ¹		
V1 ColdFire core with BDM (background debug module)					١	⁄es				
ACMP1 (analog comparator)					١	⁄es				
ACMP2 (analog comparator)	Ye	es	Ye	es	No		Y	es		No
ADC (analog-to-digital converter) channels (12-bit)	24	20	24	20	9	24	20	24	20	9
CAN (controller area network)	Ye	es		No		Ye	es		No	
COP (computer operating properly)					١	⁄es				
CRC (cyclic redundancy check)					١	⁄es				
RTI	Yes									
DBG (debug)	Yes									
IIC1 (inter-integrated circuit)	Yes									
IRQ (interrupt request input)					١	⁄es				
INTC (interrupt controller)					١	⁄es				
KBI (keyboard interrupts)	Yes									
LVD (low-voltage detector)	Yes									
MCG (multipurpose clock generator)	Yes									
OSC (crystal oscillator)	Yes									
Port I/O ²	69	54	69	54	36	69	54	69	54	36
RGPIO (rapid general-purpose I/O)		1	6	•	12		1	6		12
SCI1, SCI2 (serial communications interfaces)	Yes									
SPI1 (serial peripheral interface)					١	⁄es				
SPI2 (serial peripheral interface)	Yes	No	Yes N		lo	Yes No		Yes N		0
FTM1 (flexible timer module) channels		6	6		4		. (6		4
FTM2 channels	6	2	6	2	2	6	2	6	2	2



1.3 Features

Table 2 describes the functional units of the MCF51AC256 series.

Table 2. MCF51AC256 Series Functional Units

Functional Unit	Function
CF1 Core (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
Flash (flash memory)	Provides storage for program code, constants and variables
RAM (random-access memory)	Provides storage for program variables
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
COP (computer operating properly)	Monitors a countdown timer and generates a reset if the timer is not regularly reset by the software
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provides a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
ACMP1, ACMP2 (analog comparators)	Compares two analog inputs
IIC (inter-integrated circuit)	Supports standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the PLL or FLL
LPO (low-power oscillator)	Provides a second clock source for COP and RTI.
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1 (8-bit serial peripheral interfaces)	Provides 8-bit 4-pin synchronous serial interface
SPI2 (16-bit serial peripheral interfaces)	Provides 16-bit 4-pin synchronous serial interface with FIFO
	•

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



- Trimmable internal reference allows 0.2% resolution and 2% deviation
- Analog-to-digital converter (ADC)
 - 24 analog inputs with 12 bits resolution
 - Output formatted in 12-, 10- or 8-bit right-justified format
 - Single or continuous conversion (automatic return to idle after single conversion)
 - Operation in low-power modes for lower noise operation
 - Asynchronous clock source for lower noise operation
 - Automatic compare with interrupt for less-than, or greater-than or equal-to, programmable value
 - On-chip temperature sensor
- Flexible timer/pulse-width modulators (FTM)
 - 16-bit Free-running counter or a counter with initial and final value. The counting can be up and unsigned, up and signed, or up-down and unsigned
 - Up to 6 channels, and each channel can be configured for input capture, output compare or edge-aligned PWM mode, all channels can be configured for center-aligned PWM mode
 - Channels can operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs)
 - Each pair of channels can be combined to generate a PWM signal (with independent control of both edges of PWM signal)
 - Deadtime insertion is available for each complementary pair
 - The load of the FTM registers which have write buffer can be synchronized; write protection for critical registers
 - Generation of the triggers to ADC (hardware trigger)
 - A fault input for global fault control
 - Backwards compatible with TPM
- Timer/pulse width modulator (TPM)
 - 16-bit free-running or modulo up/down count operation
 - Two channels, each channel may be input capture, output compare, or edge-aligned PWM
 - One interrupt per channel plus terminal count interrupt
- Cyclic redundancy check (CRC) generator
 - High speed hardware CRC generator circuit using 16-bit shift register
 - CRC16-CCITT compliancy with $x^{16} + x^{12} + x^5 + 1$ polynomial
 - Error detection for all single, double, odd, and most multi-bit errors
 - Programmable initial seed value
- Analog comparators (ACMP)
 - Full rail to rail supply operation
 - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
 - Option to compare to fixed internal bandgap reference voltage
 - Option to allow comparator output to be visible on a pin, ACMPxO



- Inter-integrated circuit (IIC)
 - Compatible with IIC bus standard
 - Multi-master operation
 - Software programmable for one of 64 different serial clock frequencies
 - Interrupt driven byte-by-byte data transfer
 - Arbitration lost interrupt with automatic mode switching from master to slave
 - Calling address identification interrupt
 - Bus busy detection
 - 10-bit address extension
- Controller area network (CAN)
 - Implementation of the CAN protocol Version 2.0A/B
 - Standard and extended data frames
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbps
 - Support for remote frames
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a "local priority" concept
 - Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable listen-only mode for monitoring of CAN bus
 - Programmable bus-off recovery functionality
 - Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
 - Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
 - Full-duplex, standard non-return-to-zero (NRZ) format
 - Double-buffered transmitter and receiver with separate enables
 - Programmable baud rates (13-bit modulo divider)
 - Interrupt-driven or polled operation
 - Hardware parity generation and checking
 - Programmable 8-bit or 9-bit character length
 - Receiver wakeup by idle-line or address-mark
 - Optional 13-bit break character generation / 11-bit break character detection
 - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
 - Master or slave mode operation
 - Full-duplex or single-wire bidirectional option
 - Programmable transmit bit rate

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.






Figure 3. MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP

Figure 4 shows the pinout of the 44-pin LQFP.

17



Electrical Characteristics 2

This section contains electrical specification tables and reference timing diagrams for the MCF51AC256 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 **Parameter Classification**

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 5. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.2 **Absolute Maximum Ratings**

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 6 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



Table 6. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 5.8	V
Input voltage	V _{In}	$-0.3 \text{ to V}_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ¹ , ² , ³	I _D	±25	mA
Maximum current into V _{DD}	I _{DD}	120	mA
Storage temperature	T _{stg}	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 7. Thermal Characteristics

Rating		Symbol	Value	Unit
Operating temperature range (packaged)		T _A	-40 to 105	°C
Maximum junction temperature		TJ	150	°C
Thermal resistance 1,2,3,4				
80-pin LQFP	1s		51	
64-pin LQFP	2s2p		38 59	
64-pin QFP	2s2p	$\theta_{\sf JA}$	41 50	°C/W
44 pin LOED	1s 2s2p		36	
44-pin LQFP	1s 2s2p		67 45	

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

 $^{^{2}}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.






Figure 8. Typical I_{OH} vs. V_{DD} – V_{OH} at V_{DD} = 5 V (High Drive, PTxDSn = 1)



2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	С	Parameter		Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
		2 MHz		5	2.27	_		
		Z IVIMZ		3.3	2.24			
			4 MHz	=	5	3.67	_	
1	Т	Run supply current measured at	4 IVITIZ		3.3	3.64	_	
ı	'	FEI mode, all modules off, system clock at:	8 MHz		5	6.55		
			O IVITIZ		3.3	6.54		
			16 MHz		5	11.90	_	
			TO IVII IZ		3.3	11.85		
			2 MHz		5	3.28	_	
			Z IVII IZ		3.3	3.26		
			4 MHz		5	4.33		
2	Т	Run supply current measured at FEI mode, all modules on, system clock at:	4 MHZ		3.3	4.32		-
2 1	'		8 MHz		5	8.17		
					3.3	8.05		
			16 MHz		5	14.8	_	
				RI _{DD}	3.3	14.74		mA
		Run supply current measured at FBE mode, all modules off (RANGE = 1, HGO = 0), system clock at:	2 MHz		5	3.28		IIIA
					3.3	3.26		
			4 MHz		5	4.69		
3	Т				3.3	4.67		
			8 MHz		5	7.48	_	
					3.3	7.46	_	
			16 MHz		5	13.10	_	
			TO IVII IZ		3.3	13.07	_	
			2 MHz		5	3.64	_	
			Z IVII 1Z		3.3	3.63		
		D	4 MHz		5	5.38	_	
4	Т	Run supply current measured at FBE mode, all modules on	₩ IVII IZ		3.3	5.35	_	
		(RANGE = 1, HGO = 0), system	8 MHz		5	8.65	_	
		clock at:	O IVITZ		3.3	8.64	_	
			16 M⊔-		5	15.55	_	
			16 MHz		3.3	15.40		



Table 11. Supply Current Characteristics (continued)

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
5	С	Wait mode supply ³ current measured at		5	1.3	2	- mA
3		(CPU clock = 2 MHz, f _{Bus} = 1 MHz)		3	1.29	2	ША
6	C	Wait mode supply ³ current measured at	WI _{DD}	5	5.11	8	mA
		(CPU clock = 16 MHz, f _{Bus} = 8 MHz)	טטיייי	3	5.1	8	1117 (
7	С	Wait mode supply ³ current measured at		5	15.24	25	mA
,		(CPU clock = 50 MHz, f _{Bus} = 25 MHz)		3	15.2	25	1117 (
8	С	Stop2 mode supply current -40 °C 25 °C 120 °C	S2I _{DD}	5	1.40	2.5 2.5 200	μА
Ü		–40 °C 25 °C 120 °C	OZI _{DD}	3	1.16	2.5 2.5 200	μА
9	С	Stop3 mode supply current -40 °C 25 °C 120 °C	S3I _{DD}	5	1.60	2.5 2.5 220	μА
		-40 °C 25 °C 120 °C	· DD	3	1.35	2.5 2.5 220	μΑ
10	С	RTI adder to stop2 or stop3 ³ , 25 °C	S23I _{DDRTI}	5	300		nA
		1111 44401 to stope of stope , 20	OZOIDDRTI	3	300		nA
11	С	Adder to stop3 for oscillator enabled ⁴ (ERCLKEN =1 and EREFSTEN = 1)	S3I _{DDOSC}	5, 3	5		μА

¹ Typicals are measured at 25 °C.

² Values given here are preliminary estimates prior to completing characterization.

Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode

⁴ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).






Figure 10. ADC Input Impedance Equivalency Diagram

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}$)

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
1	Т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I _{DDA}	_	133	_	μΑ	
2	Т	Supply current ADLPC = 1 ADLSM = 0 ADCO = 1		I _{DDA}	_	218	_	μΑ	
3	Т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I _{DDA}	_	327	_	μΑ	
4	D	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I _{DDA}	_	0.582	1	mA	
5	Т	Supply current	Stop, reset, module off	I _{DDA}	_	0.011	1	μΑ	
6	В	P asynchronous	High speed (ADLPC = 0)		2	3.3	5	NALI-	t _{ADACK} =
6 F	۲		Low power (ADLPC = 1)	f _{ADACK}	1.25	2	3.3	MHz	1/f _{ADACK}



Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)


Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
7	Р	Conversion time (including	Short sample (ADLSMP = 0)		1	20	_	ADCK	See
7	P	sample time)	Long sample (ADLSMP = 1)	t _{ADC}	_	40	_	cycles	Table 10 for
8	Т	Sample time Short sample (ADLSMP = 0)	t	_	3.5	_	ADCK	conversion time	
0	'	Sample time	Long sample (ADLSMP = 1)	t _{ADS}	_	23.5	_	cycles	variances
	Т	Total	12-bit mode		_	±3.0	_		Includes
9	Р	unadjusted	10-bit mode	E _{TUE}	_	±1	±2.5	LSB ²	quantizatio
	Т	error	8-bit mode		_	±0.5	±1.0		n
	Т		12-bit mode		_	±1.75	_		
10	Р	Differential non-linearity	10-bit mode ³	DNL	_	±0.5	±1.0	LSB ²	
	Т	, , , ,	8-bit mode ³		_	±0.3	±0.5		
	Т		12-bit mode		_	±1.5	_		
11	Т	Integral non-linearity	10-bit mode	INL	_	±0.5	±1.0	LSB ²	
	Т	, , , ,	8-bit mode		_	±0.3	±0.5		
	Т		12-bit mode	E _{ZS}	_	±1.5	_		
12	Р	Zero-scale error	10-bit mode		_	±0.5	±1.5	LSB ²	$V_{ADIN} = V_{SSA}$
	Т		8-bit mode		_	±0.5	±0.5		JOA
	Т		12-bit mode		_	±1	_		
13	Р	Full-scale error	10-bit mode	E _{FS}	_	±0.5	±1	LSB ²	$V_{ADIN} = V_{DDA}$
	Т		8-bit mode		_	±0.5	±0.5		DDA
			12-bit mode		_	-1 to 0	_		
14	D	Quantization error	10-bit mode	EQ	_	_	±0.5	LSB ²	
			8-bit mode		_	_	±0.5		
			12-bit mode		_	±1	_		Pad
15	D	Input leakage error	10-bit mode	E _{IL}	_	±0.2	±2.5	LSB ²	leakage ⁴ *
			8-bit mode		_	±0.1	±1		R _{AS}
16	D	Temp sensor voltage	25°C	V _{TEMP25}	_	1.396	_	V	
17	_	Temp sensor	–40 °C–25 °C		_	3.266	_	m\//00	
17	D	slope	25 °C–85 °C	m		3.638	_	mV/°C	

Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$.





2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rati	ing	Symbol	Min	Typical ¹	Max	Unit
1	С	Internal reference frequency — factory trimmed at V _{DD} = 5 V and temperature = 25 °C		f _{int_ft}	_	32.768	_	kHz
2	С	Average internal reference	frequency — untrimmed	f _{int_ut}	31.25	_	39.0625	kHz
3	Т	Internal reference startup time		t _{irefst}		60	100	μS
	С	DCO output frequency range — untrimmed ²	Low range (DRS=00)		16	_	20	MHz
4	С		Mid range (DRS=01)	f _{dco_ut}	32	_	40	
	С	rango anammoa	High range (DRS=10)		48	_	60	
	Р	DCO output frequency ²	Low range (DRS=00)	f _{dco_DMX32}		16.82	_	MHz
5	Р	reference =32768Hz and DMX32 = 1	Mid range (DRS=01)			33.69	_	
	Р		High range (DRS=10)		_	50.48	_	
6	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco_res_t}$	_	±0.1	±0.2	%f _{dco}
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)		$\Delta f_{dco_res_t}$	_	±0.2	±0.4	%f _{dco}
8	D	Total deviation of trimmed DCO output frequency over voltage and temperature		Δf _{dco_t}	_	0.5 -1.0	±2	%f _{dco}
9	D	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0–70 °C		Δf_{dco_t}	_	±0.5	±1	%f _{dco}
10	D	FLL acquisition time ³		t _{fll_acquire}	_	_	1	ms
11	D	PLL acquisition time ⁴		t _{pll_acquire}	_	_	1	ms
12	D	Long term jitter of DCO output clock (averaged over 2ms interval) ⁵		C _{Jitter}	_	0.02	0.2	%f _{dco}
13	D	VCO operating frequency		f _{vco}	7.0	_	55.0	MHz
16	D	Jitter of PLL output clock measured over 625 ns ⁶		f _{pll_jitter_625ns}	_	0.566 ⁶	_	%f _{pll}
17	D	Lock entry frequency tolerance ⁷		D _{lock}	±1.49	_	±2.98	%



2.11.1 Control Timing

Table 17. Control Timing

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	dc	_	24	MHz
2	D	Internal low-power oscillator period	t _{LPO}	800	_	1500	μS
3	D	External reset pulse width ² $(t_{cyc} = 1/f_{Self_reset})$	t _{extrst}	100	_	_	ns
4	D	Reset low drive	t _{rstdrv}	$66 \times t_{cyc}$	_		ns
5	D	Active background debug mode latch setup time	t _{MSSU}	500	_	_	ns
6	D	Active background debug mode latch hold time	t _{MSH}	100	-	_	ns
7	D	IRQ pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
8	D	KBIPx pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
9	D	Port rise and fall time (load = 50 pF) ⁴ Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive	t _{Rise} , t _{Fall}	_ _ _ _	11 35 40 75	_	ns

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

 $^{^4}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range –40 $^{\circ}C$ to 105 $^{\circ}C$.




Figure 12. IRQ/KBIPx Timing

34 Freescale Semiconductor

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.




2.12 SPI Characteristics

Table 20 and Figure 15 through Figure 18 describe the timing requirements for the SPI system.

Table 20. SPI Timing

No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1	=	t _{SPSCK}
4	D	Clock (SPSCK) high or low time Master Slave	twspsck	t _{cyc} – 30 t _{cyc} – 30	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15	1 1	ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	_	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	_	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v		25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t _{HO}	0 0		ns ns
11	D	Rise time Input Output	t _{RI} t _{RO}		t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI}		t _{cyc} – 25 25	ns ns






NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 15. SPI Master Timing (CPHA = 0)



NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 16. SPI Master Timing (CPHA =1)



Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	_	Supply voltage for program/erase	V _{prog/erase}	2.7 — 5.5		V	
2	_	Supply voltage for read operation	V _{Read}	2.7 — 5.5		V	
3		Internal FCLK frequency ²	f _{FCLK}	150 — 200		kHz	
4		Internal FCLK period (1/FCLK)	t _{Fcyc}	5 — 6.67		μS	
5		Byte program time (random location) ²	t _{prog}	9		t _{Fcyc}	
6		Byte program time (burst mode) ²	t _{Burst}	4		t _{Fcyc}	
7		Page erase time ³	t _{Page}	4000		t _{Fcyc}	
8		Mass erase time ²	t _{Mass}	20,000		t _{Fcyc}	
9	О	Program/erase endurance ⁴ T_L to $T_H = -40$ °C to 105 °C $T = 25$ °C	_	10,000 —	 100,000		cycles
10	С	Data retention ⁵	t _{D_ret}	15	100	_	years

Table 21. Flash Characteristics

2.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

2.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

² The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.



Mechanical Outline Drawings

3 Mechanical Outline Drawings

Table 22 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MCF51AC256 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 22, or
- Open a browser to the Freescale E website (http://www.freescale.com), and enter the appropriate document number (from Table 22) in the "Enter Keyword" search box at the top of the page.

Table 22. Package Information

Pin Count	Туре	Document No.		
80	LQFP	98ARL10530D		
64	LQFP	98ASS23234W		
64	QFP	98ASB42844B		
44	LQFP	98ASS23225W		