



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	69
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256bclker

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 MCF51AC256 Family Configurations

1.1 Device Comparison

The MCF51AC256 series is summarized in Table 1.

Table 1. MCF51AC256 Series Device Comparison

Feature		AC256A	MCF51AC256B		MCF51	AC128A	MCF51AC128C		28C	
reature	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin
Flash memory size (Kbytes)			256				I	128	I	
RAM size (Kbytes)			32					32 or 16 ¹		
V1 ColdFire core with BDM (background debug module)	Yes									
ACMP1 (analog comparator)					١	⁄es				
ACMP2 (analog comparator)	Ye	es	Ye	es	No		Y	es		No
ADC (analog-to-digital converter) channels (12-bit)	24	20	24	20	9	24	20	24	20	9
CAN (controller area network)	Ye	es		No		Ye	es		No	
COP (computer operating properly)					١	⁄es				
CRC (cyclic redundancy check)					١	⁄es				
RTI	Yes									
DBG (debug)	Yes									
IIC1 (inter-integrated circuit)	Yes									
IRQ (interrupt request input)					١	Yes				
INTC (interrupt controller)	Yes									
KBI (keyboard interrupts)	Yes									
LVD (low-voltage detector)					١	⁄es				
MCG (multipurpose clock generator)					١	/es				
OSC (crystal oscillator)					١	⁄es				
Port I/O ²	69	54	69	54	36	69	54	69	54	36
RGPIO (rapid general-purpose I/O)		1	6		12		1	6		12
SCI1, SCI2 (serial communications interfaces)					Υ	/es				
SPI1 (serial peripheral interface)					١	⁄es				
SPI2 (serial peripheral interface)	Yes	No	Yes	N	lo	Yes	No	Yes	N	0
FTM1 (flexible timer module) channels		(3	1	4			6		4
FTM2 channels	6	2	6	2	2	6	2	6	2	2



MCF51AC256 Family Configurations

1.3 Features

Table 2 describes the functional units of the MCF51AC256 series.

Table 2. MCF51AC256 Series Functional Units

Functional Unit	Function
CF1 Core (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
Flash (flash memory)	Provides storage for program code, constants and variables
RAM (random-access memory)	Provides storage for program variables
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
COP (computer operating properly)	Monitors a countdown timer and generates a reset if the timer is not regularly reset by the software
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provides a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
ACMP1, ACMP2 (analog comparators)	Compares two analog inputs
IIC (inter-integrated circuit)	Supports standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the PLL or FLL
LPO (low-power oscillator)	Provides a second clock source for COP and RTI.
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1 (8-bit serial peripheral interfaces)	Provides 8-bit 4-pin synchronous serial interface
SPI2 (16-bit serial peripheral interfaces)	Provides 16-bit 4-pin synchronous serial interface with FIFO

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



1.3.1 Feature List

- 32-bit Version 1 ColdFire® central processor unit (CPU)
 - Up to 50.33 MHz at 2.7 V 5.5 V
 - Provide 0.94 Dhrystone 2.1 DMIPS per MHz performance when running from internal RAM (0.76 DMIPS per MHz when running from flash)
 - Implements instruction set revision C (ISA_C)
- On-chip memory
 - Up to 256 KB flash memory read/program/erase over full operating voltage and temperature
 - Up to 32 KB static random access memory (SRAM)
 - Security circuitry to prevent unauthorized access to SRAM and flash contents
- Power-Saving Modes
 - Three low-power stop plus wait modes
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- System protection features
 - Watchdog computer operating properly (COP) reset with options to run from independent LPO clock or bus clock
 - Low-voltage detection with reset or interrupt
 - Illegal opcode and illegal address detection with programmable reset or exception response
 - Flash block protection
- · Debug support
 - Single-wire background debug interface
 - Real-time debug support, with 6 hardware breakpoints (4 PC, 1 address pair and 1 data) that can be configured into a 1- or 2-level trigger
 - On-chip trace buffer provides programmable start/stop recording conditions plus support for continuous or PC-profiling modes
 - Support for real-time program (and optional partial data) trace using the debug visibility bus
- V1 ColdFire interrupt controller (CF1 INTC)
 - Support of 40 peripheral I/O interrupt requests plus seven software (one per level) interrupt requests
 - Fixed association between interrupt request source and level plus priority, up to two requests can be remapped to the highest maskable level + priority
 - Unique vector number for each interrupt source
 - Support for service routine interrupt acknowledge (software IACK) read cycles for improved system performance
- Multipurpose clock generator (MCG)
 - Oscillator (XOSC); loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - LPO clock as an optional independent clock source for COP and RTI
 - FLL/PLL controlled by internal or external reference



- Inter-integrated circuit (IIC)
 - Compatible with IIC bus standard
 - Multi-master operation
 - Software programmable for one of 64 different serial clock frequencies
 - Interrupt driven byte-by-byte data transfer
 - Arbitration lost interrupt with automatic mode switching from master to slave
 - Calling address identification interrupt
 - Bus busy detection
 - 10-bit address extension
- Controller area network (CAN)
 - Implementation of the CAN protocol Version 2.0A/B
 - Standard and extended data frames
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbps
 - Support for remote frames
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a "local priority" concept
 - Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable listen-only mode for monitoring of CAN bus
 - Programmable bus-off recovery functionality
 - Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
 - Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
 - Full-duplex, standard non-return-to-zero (NRZ) format
 - Double-buffered transmitter and receiver with separate enables
 - Programmable baud rates (13-bit modulo divider)
 - Interrupt-driven or polled operation
 - Hardware parity generation and checking
 - Programmable 8-bit or 9-bit character length
 - Receiver wakeup by idle-line or address-mark
 - Optional 13-bit break character generation / 11-bit break character detection
 - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
 - Master or slave mode operation
 - Full-duplex or single-wire bidirectional option
 - Programmable transmit bit rate

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

MCF51AC256 Family Configurations




Figure 4. MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP

Table 4 shows the package pin assignments.

Table 4. Pin Availability by Package Pin-Count

Pin Number			Lowest < Priority> Highest						
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3			
1	1	1	PTC4	SS2					
2	2	2	IRQ	TPMCLK ¹					
3	3	3	RESET						
4	4	4	PTF0	RGPIO8	FTM1CH2				
5	5	5	PTF1	RGPIO9	FTM1CH3				
6	6		PTF2	RGPIO10	FTM1CH4				
7	7	_	PTF3	RGPIO11	FTM1CH5				

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



MCF51AC256 Family Configurations

Table 4. Pin Availability by Package Pin-Count (continued)

Pir	n Num	ber	Low	est < Pric	ority> Hi	ighest
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
49	37	26	PTB3	AD1P3		
50	38	_	PTB4	AD1P4		
51	39	_	PTB5	AD1P5		
52	40	_	PTB6	AD1P6		
53	41	_	PTB7	AD1P7		
54	42	27	PTD0	AD1P8	ACMP1+	
55	43	28	PTD1	AD1P9	ACMP1-	
56	44	29	V_{DDA}			
57	45	30	V_{SSA}			
58	46	31	PTD2	KBI1P5	AD1P10	ACMP10
59	47	32	PTD3	KBI1P6	AD1P11	
60	48	33	PTG3	KBI1P3	AD1P18	
61	49	_	PTG4	KBI1P4	AD1P19	
62	50	_	PTD4	FTM2CLK	AD1P12	
63	51	_	PTD5	AD1P13		
64	52	_	PTD6	FTM1CLK	AD1P14	
65	53	_	PTD7	KBI1P7	AD1P15	
66	54	34	V_{REFH}			
67	55	35	V_{REFL}			
68	56	36	BKGD	MS		
69	57	37	PTG5	XTAL		
70	58	38	PTG6	EXTAL		
71	59	39	V_{SS}			
72	_	_	V_{DD}			
73	60	40	PTC0	SCL1		
74	61	41	PTC1	SDA1		
75			PTH4	SPCK2		
76			PTH5	MOSI2		
77			PTH6	MISO2		
78	62	42	PTC2	MCLK		
79	63	43	PTC3	TxD2		
80	64	44	PTC5	RxD2	_	

TPMCLK, FTM1CLK, and FTM2CLK options are configured via software; out of reset, FTM1CLK, FTM2CLK, and TPMCLK are available to FTM1, FTM2, and TPM3 respectively.

² TxCAN is available in the member that supports CAN.

³ RxCAN is available in the member that supports CAN.



This section contains electrical specification tables and reference timing diagrams for the MCF51AC256 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 **Parameter Classification**

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 5. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.2 **Absolute Maximum Ratings**

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 6 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7 Freescale Semiconductor 17



Table 6. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 5.8	٧
Input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ¹ , ² , ³	I _D	±25	mA
Maximum current into V _{DD}	I _{DD}	120	mA
Storage temperature	T _{stg}	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 7. Thermal Characteristics

Rating		Symbol	Value	Unit
Operating temperature range (packaged)		T _A	-40 to 105	°C
Maximum junction temperature		TJ	150	°C
Thermal resistance 1,2,3,4				
80-pin LQFP	1s		51	
64-pin LQFP	2s2p		38 59	
64-pin QFP	2s2p	$\theta_{\sf JA}$	41 50	°C/W
44 pin LOED	1s 2s2p		36	
44-pin LQFP	1s 2s2p		67 45	

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

 $^{^{2}}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.



- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
- ² Junction to Ambient Natural Convection
- ³ 1s Single layer board, one signal layer
- ⁴ 2s2p Four layer board, 2 signal and 2 power layers

The average chip-junction temperature (T_I) in ${}^{\circ}C$ can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_A + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the



Table 10. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
3	Р	Output low voltage — Low Drive (PTxDSn = 0) $5 \text{ V, I}_{Load} = 4 \text{ mA} \\ 3 \text{ V, I}_{Load} = 2 \text{ mA} \\ 5 \text{ V, I}_{Load} = 2 \text{ mA} \\ 3 \text{ V, I}_{Load} = 1 \text{ mA}$		_	_	1.5 1.5 0.8 0.8	V
J	•	Output low voltage — High Drive (PTxDSn = 1) $5 \text{ V, } I_{\text{Load}} = 15 \text{ mA} \\ 3 \text{ V, } I_{\text{Load}} = 8 \text{ mA} \\ 5 \text{ V, } I_{\text{Load}} = 8 \text{ mA} \\ 3 \text{ V, } I_{\text{Load}} = 4 \text{ mA} \\ \end{cases}$	\ \	_	_	1.5 1.5 0.8 0.8	·
4	С	Output high current — Max total I _{OH} for all ports 5\ 3\		_	_	100 60	mA
5	С	Output low current — Max total I _{OL} for all ports 5 \ 3 \		_	_	100 60	mA
6	Р	Input high voltage; all digital inputs	V _{IH}	$0.65 \times V_{DD}$	_	_	V
7	Р	Input low voltage; all digital inputs	V _{IL}	_	_	$0.35 \times V_{DD}$	V
8	D	Input hysteresis; all digital inputs	V _{hys}	$0.06 \times V_{DD}$	_	_	mV
9	Р	Input leakage current; input only pins ²	II _{In} I	_	0.1	1	μΑ
10	Р	High impedance (off-state) leakage current ²	II _{OZ} I	_	0.1	1	μΑ
11	Р	Internal pullup resistors ³	R _{PU}	20	45	65	kΩ
12	Р	Internal pulldown resistors ⁴	R _{PD}	20	45	65	kΩ
13	С	Input capacitance; all non-supply pins	C _{In}	_	_	8	pF
14	Р	POR rearm voltage	V _{POR}	0.9	1.4	2.0	V
15	D	POR rearm time	t _{POR}	10	_	_	μS
16	Р	Low-voltage detection threshold — high range V _{DD} falling V _{DD} rising		4.2 4.27	4.35 4.4	4.5 4.6	V
17	Р	Low-voltage detection threshold — low range $V_{DD} \text{ falling } \\ V_{DD} \text{ rising } \\ V_{D$	V _{LVDL}	2.48 2.5	2.68 2.7	2.7 2.72	V
18	Р	Low-voltage warning threshold — high range ${\rm V_{DD}} \ {\rm falling} \\ {\rm V_{DD}} \ {\rm rising} \\$		4.2 4.27	4.4 4.45	4.5 4.6	V
19	Р	Low-voltage warning threshold low range ${\rm V_{DD}} \ {\rm falling} \\ {\rm V_{DD}} \ {\rm rising} \\$		2.48 2.5	2.68 2.7	2.7 2.72	V
20	Т	Low-voltage inhibit reset/recover hysteresis 5 \ 3 \		_	100 60	_	mV
21	D	RAM retention voltage	V_{RAM}	_	0.6	1.0	V

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



Table 10. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
		DC injection current ^{5 6 7 8} (single pin limit) V _{IN} >V _{DD} V _{IN} <v<sub>SS</v<sub>		0 0	_	2 -0.2	mA
22		DC injection current (Total MCU limit, includes sum of all stressed pins) $ \frac{V_{IN}>V_{DD}}{V_{IN}< V_{SS}} $	I _{IC}	0 0		25 -5	mA

Typical values are based on characterization data at 25°C unless otherwise stated.

- $^{6}\,$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- 8 The $\overline{\text{RESET}}$ pin does not have a clamp diode to V_{DD} . Do not drive this pin above V_{DD} .




Figure 5. Typical I_{OH} vs. V_{DD}-V_{OH} at V_{DD} = 3 V (Low Drive, PTxDSn = 0)

² Measured with $V_{In} = V_{DD}$ or V_{SS} .

 $^{^{3}}$ Measured with $V_{In} = V_{SS}$.

⁴ Measured with $V_{In} = V_{DD}$.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).



2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit	
			2 MHz		5	2.27	_	
			Z IVIMZ		3.3	2.24		
			4 MHz		5	3.67	_	
1	Т	Run supply current measured at	4 IVITIZ		3.3	3.64	_	
ı	'	FEI mode, all modules off, system clock at:	8 MHz		5	6.55		
			O IVII IZ		3.3	6.54		
			16 MHz		5	11.90	_	
			TO IVII IZ		3.3	11.85		
			2 MHz		5	3.28	_	
			Z IVII IZ		3.3	3.26		
			4 MHz		5	4.33		
2		Run supply current measured at	4 IVITZ		3.3	4.32		
2 1	FEI mode, all modules on, system clock at:	8 MHz		5	8.17			
		oyetem electrical	O IVII IZ	_	3.3	8.05		mA
			16 MHz		5	14.8	_	
				RI _{DD}	3.3	14.74		
			2 MHz		5	3.28		IIIA
					3.3	3.26]
		Dura accomply accompany was a accompany of	4 MHz		5	4.69		
3	Т	Run supply current measured at FBE mode, all modules off	4 IVITZ		3.3	4.67		
		(RANGE = 1, HGO = 0), system	8 MHz		5	7.48	_	
		clock at:	O IVII IZ		3.3	7.46	_	
			16 MHz		5	13.10	_	
			TO IVII IZ		3.3	13.07	_	
			2 MHz		5	3.64	_	
			Z IVII 1Z		3.3	3.63		
		D	4 MHz		5	5.38	_	
4	Т	Run supply current measured at FBE mode, all modules on	₩ IVII IZ		3.3	5.35	_	
		(RANGE = 1, HGO = 0), system	8 MHz		5	8.65	_	
		clock at:	O IVITZ		3.3	8.64	_	
			16 MHz		5	15.55	_	
			TO IVII IZ		3.3	15.40		



Table 11. Supply Current Characteristics (continued)

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
5	С	Wait mode supply ³ current measured at		5	1.3	2	- mA
3		(CPU clock = 2 MHz, f _{Bus} = 1 MHz)	ļ	3	1.29	2	ША
6	C	Wait mode supply ³ current measured at	WI _{DD}	5	5.11	8	mA
		(CPU clock = 16 MHz, f _{Bus} = 8 MHz)	טטיייי	3	5.1	8	1117 (
7	С	Wait mode supply ³ current measured at		5	15.24	25	mA
,		(CPU clock = 50 MHz, f _{Bus} = 25 MHz)		3	15.2	25	1117
8	Stop2 mode supply current -40 °C 25 °C 120 °C		S2I _{DD}	5	1.40	2.5 2.5 200	μА
Ü		–40 °C 25 °C 120 °C	ODD	3	1.16	2.5 2.5 200	μА
9	С	Stop3 mode supply current -40 °C 25 °C 120 °C -40 °C 25 °C 120 °C 120 °C	S3I _{DD}	5	1.60	2.5 2.5 220	μА
			· DD	3	1.35	2.5 2.5 220	μΑ
10	С	RTI adder to stop2 or stop3 ³ , 25 °C	S23I _{DDRTI}	5	300		nA
		1111 44401 to stope of stope , 20	OZOIDDRTI	3	300		nA
11	С	Adder to stop3 for oscillator enabled ⁴ (ERCLKEN =1 and EREFSTEN = 1)	S3I _{DDOSC}	5, 3	5		μА

¹ Typicals are measured at 25 °C.

² Values given here are preliminary estimates prior to completing characterization.

Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode

⁴ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).



2.8 ADC Characteristics

Table 13. 5 Volt 12-bit ADC Operating Conditions

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
	D		Absolute	V_{DDA}	2.7	_	5.5	٧	
1	1 D Sup	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	
2	D	Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA}) ²	ΔV _{SSA}	-100	0	100	mV	
3	D	Reference voltage high		V _{REFH}	2.7	V_{DDA}	V _{DDA}	٧	
4	D	Reference voltage low		V _{REFL}	V _{SSA}	V _{SSA}	V _{SSA}	٧	
5	D	Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
6	С	Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
7	С	Input resistance		R _{ADIN}	_	3	5	kΩ	
	С		12-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz				2 5		
8	С	Analog source resistance	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}	_		5 10	kΩ	External to MCU
	С		8-bit mode (all valid f _{ADCK})		_	_	10		
9	D	ADC conversion	High speed (ADLPC = 0)	f _{ADCK}	0.4	_	8.0	MHz	
9	D	clock frequency	Low power (ADLPC = 1)		0.4	_	4.0	WHZ	

Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.







Figure 10. ADC Input Impedance Equivalency Diagram

Table 14. 5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})

	Table 1 ii o tent 12 bit 715 o onaractenetico (TREFII - TDDA) TREFIL - TSSA)								
Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
1	Т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I _{DDA}	_	133	_	μΑ	
2	Т	Supply current ADLPC = 1 ADLSM = 0 ADCO = 1		I _{DDA}	_	218	_	μΑ	
3	Т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I _{DDA}	_	327	_	μА	
4	D	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I _{DDA}	_	0.582	1	mA	
5	Т	Supply current	Stop, reset, module off	I _{DDA}	_	0.011	1	μΑ	
0		ADC	asynchronous		2	3.3	5	N41.1-	t _{ADACK} =
6		P asynchronous clock source Low power (ADLPC = 1)		1.25	2	3.3	MHz	1/f _{ADACK}	





2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rating		Symbol	Min	Typical ¹	Max	Unit
1	С	Internal reference frequency — factory trimmed at $V_{DD} = 5 \text{ V}$ and temperature = 25 °C		f _{int_ft}	_	32.768	_	kHz
2	С	Average internal reference	frequency — untrimmed	f _{int_ut}	31.25	_	39.0625	kHz
3	Т	Internal reference startup ti	ime	t _{irefst}	_	60	100	μS
	С	D00 /	Low range (DRS=00)		16		20	MHz
4	С	DCO output frequency range — untrimmed ²	Mid range (DRS=01)	f _{dco_ut}	32	_	40	
	С	Tango unummou	High range (DRS=10)		48	_	60	
	Р	DCO output frequency ²	Low range (DRS=00)		_	16.82	_	MHz
5	Р	reference =32768Hz	Mid range (DRS=01)	f _{dco_DMX32}		33.69		
	Р	and DMX32 = 1	32 = 1 High range (DRS=10)			50.48		
6	D	Resolution of trimmed DCC voltage and temperature (u		$\Delta f_{dco_res_t}$	_	±0.1	±0.2	%f _{dco}
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)		$\Delta f_{dco_res_t}$	_	±0.2	±0.4	%f _{dco}
8	D	Total deviation of trimmed DCO output frequency over voltage and temperature		Δf_{dco_t}	_	0.5 -1.0	±2	%f _{dco}
9	D	Total deviation of trimmed Defixed voltage and temperation		Δf_{dco_t}	_	±0.5	±1	%f _{dco}
10	D	FLL acquisition time ³		t _{fll_acquire}		_	1	ms
11	D	PLL acquisition time ⁴		t _{pll_acquire}		_	1	ms
12	D	Long term jitter of DCO output clock (averaged over 2ms interval) ⁵		C _{Jitter}	_	0.02	0.2	%f _{dco}
13	D	VCO operating frequency		f _{vco}	7.0	_	55.0	MHz
16	D	Jitter of PLL output clock measured over 625 ns ⁶		f _{pll_jitter_625ns}	_	0.566 ⁶	_	%f _{pll}
17	D	Lock entry frequency tolerance ⁷		D _{lock}	±1.49		±2.98	%



2.12 SPI Characteristics

Table 20 and Figure 15 through Figure 18 describe the timing requirements for the SPI system.

Table 20. SPI Timing

No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK} t _{cyc}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1		t _{SPSCK} t _{cyc}
4	D	Clock (SPSCK) high or low time Master Slave	twspsck	t _{cyc} - 30 t _{cyc} - 30	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	_	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	_	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v		25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t _{HO}	0 0		ns ns
11	D	Rise time Input Output	t _{RI} t _{RO}	_	t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI}	_	t _{cyc} – 25 25	ns ns



Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	_	Supply voltage for program/erase	V _{prog/erase}	2.7	_	5.5	V
2	_	Supply voltage for read operation	V _{Read}	2.7	_	5.5	V
3		Internal FCLK frequency ²	f _{FCLK}	150	_	200	kHz
4		Internal FCLK period (1/FCLK)	t _{Fcyc}	5	_	6.67	μS
5		Byte program time (random location) ²	t _{prog}	9		t _{Fcyc}	
6		Byte program time (burst mode) ²	t _{Burst}	4		t _{Fcyc}	
7		Page erase time ³	t _{Page}	4000		t _{Fcyc}	
8		Mass erase time ²	t _{Mass}	20,000		t _{Fcyc}	
9	О	Program/erase endurance ⁴ T_L to $T_H = -40$ °C to 105 °C $T = 25$ °C	_	10,000 —	 100,000		cycles
10	С	Data retention ⁵	t _{D_ret}	15	100	_	years

Table 21. Flash Characteristics

2.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

2.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

² The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.



Mechanical Outline Drawings

3 Mechanical Outline Drawings

Table 22 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MCF51AC256 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 22, or
- Open a browser to the Freescale E website (http://www.freescale.com), and enter the appropriate document number (from Table 22) in the "Enter Keyword" search box at the top of the page.

Table 22. Package Information

Pin Count	Туре	Document No.		
80	LQFP	98ARL10530D		
64	LQFP	98ASS23234W		
64	QFP	98ASB42844B		
44	LQFP	98ASS23225W		



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2010. All rights reserved.

MCF51AC256 Rev.7 9/2011