



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 20x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256bvfue

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MCF	51AC256 Family Configurations
	1.1	Device Comparison3
	1.2	Block Diagram4
	1.3	Features
		1.3.1 Feature List
	1.4	Part Numbers
	1.5	Pinouts and Packaging
2	Elect	rical Characteristics
	2.1	Parameter Classification
	2.2	Absolute Maximum Ratings
	2.3	Thermal Characteristics
	2.4	Electrostatic Discharge (ESD) Protection Characteristics 19
	2.5	DC Characteristics
	2.6	Supply Current Characteristics
	2.7	Analog Comparator (ACMP) Electricals
	2.8	ADC Characteristics
	2.9	External Oscillator (XOSC) Characteristics
	2.10	MCG Specifications32
	2.11	AC Characteristics
		2.11.1 Control Timing
		2.11.2 Timer (TPM/FTM) Module Timing
		2.11.3 MSCAN
	2.12	SPI Characteristics
	2.13	Flash Specifications
	2.14	EMC Performance
		2.14.1 Radiated Emissions39
3		anical Outline Drawings
4	Revis	sion History
Lis	st of	Figures
		.MCF51AC256 Series Block Diagram 5
Fig	gure 2	.MCF51AC256 Series ColdFire Microcontroller
		80-Pin LQFP
Fig	gure 3	.MCF51AC256 Series ColdFire Microcontroller
		64-Pin QFP/LQFP
Fig	gure 4	.MCF51AC256 Series ColdFire Microcontroller
		44-Pin LQFP
Fig	gure 5	Typical I _{OH} vs. V _{DD} -V _{OH} at V _{DD} = 3 V
		(Low Drive, PTxDSn = 0)
Fig	gure 6	Typical I _{OH} vs. V _{DD} -V _{OH} at V _{DD} = 3 V
		(High Drive, PTxDSn = 1)
Fig	gure 7	Typical I _{OH} vs. V _{DD} -V _{OH} at V _{DD} = 5 V
		(Low Drive, PTxDSn = 0)

Figure 8. Typical I_{OH} vs. V_{DD} – V_{OH} at V_{DD} = 5 V
(High Drive, PTxDSn = 1)
Figure 9. Typical Run IDD vs. System Clock Freq.
for FEI and FBE Modes
Figure 10.ADC Input Impedance Equivalency Diagram 29
Figure 11.Reset Timing
Figure 12.IRQ/KBIPx Timing
Figure 13.Timer External Clock
Figure 14.Timer Input Capture Pulse
Figure 15.SPI Master Timing (CPHA = 0)
Figure 16.SPI Master Timing (CPHA =1)
Figure 17.SPI Slave Timing (CPHA = 0)
Figure 18.SPI Slave Timing (CPHA = 1)
List of Tables
Table 1. MCF51AC256 Series Device Comparison
Table 2. MCF51AC256 Series Functional Units 6
Table 3. Orderable Part Number Summary 10
Table 4. Pin Availability by Package Pin-Count 14
Table 5. Parameter Classifications
Table 6. Absolute Maximum Ratings
Table 7. Thermal Characteristics
Table 8. ESD and Latch-up Test Conditions 20
Table 9. ESD and Latch-Up Protection Characteristics 20
Table 10.DC Characteristics
Table 11. Supply Current Characteristics
Table 12. Analog Comparator Electrical Specifications 27
Table 13.5 Volt 12-bit ADC Operating Conditions 28
Table 14.5 Volt 12-bit ADC Characteristics
$(V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) \dots 29$
Table 15. Oscillator Electrical Specifications
(Temperature Range = -40 to 105 °C Ambient) 31
Table 16.MCG Frequency Specifications
(Temperature Range = -40 to 105 °C Ambient) 32
Table 17. Control Timing
Table 18.TPM/FTM Input Timing
Table 19.MSCAN Wake-Up Pulse Characteristics
Table 20.SPI Timing
Table 21.Flash Characteristics
Table 22.Package Information
Table 23.Revision History






Figure 1. MCF51AC256 Series Block Diagram



1.3 Features

Table 2 describes the functional units of the MCF51AC256 series.

Table 2. MCF51AC256 Series Functional Units

Functional Unit	Function
CF1 Core (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
Flash (flash memory)	Provides storage for program code, constants and variables
RAM (random-access memory)	Provides storage for program variables
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
COP (computer operating properly)	Monitors a countdown timer and generates a reset if the timer is not regularly reset by the software
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provides a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
ACMP1, ACMP2 (analog comparators)	Compares two analog inputs
IIC (inter-integrated circuit)	Supports standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the PLL or FLL
LPO (low-power oscillator)	Provides a second clock source for COP and RTI.
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1 (8-bit serial peripheral interfaces)	Provides 8-bit 4-pin synchronous serial interface
SPI2 (16-bit serial peripheral interfaces)	Provides 16-bit 4-pin synchronous serial interface with FIFO
	•

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



- Trimmable internal reference allows 0.2% resolution and 2% deviation
- Analog-to-digital converter (ADC)
 - 24 analog inputs with 12 bits resolution
 - Output formatted in 12-, 10- or 8-bit right-justified format
 - Single or continuous conversion (automatic return to idle after single conversion)
 - Operation in low-power modes for lower noise operation
 - Asynchronous clock source for lower noise operation
 - Automatic compare with interrupt for less-than, or greater-than or equal-to, programmable value
 - On-chip temperature sensor
- Flexible timer/pulse-width modulators (FTM)
 - 16-bit Free-running counter or a counter with initial and final value. The counting can be up and unsigned, up and signed, or up-down and unsigned
 - Up to 6 channels, and each channel can be configured for input capture, output compare or edge-aligned PWM mode, all channels can be configured for center-aligned PWM mode
 - Channels can operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs)
 - Each pair of channels can be combined to generate a PWM signal (with independent control of both edges of PWM signal)
 - Deadtime insertion is available for each complementary pair
 - The load of the FTM registers which have write buffer can be synchronized; write protection for critical registers
 - Generation of the triggers to ADC (hardware trigger)
 - A fault input for global fault control
 - Backwards compatible with TPM
- Timer/pulse width modulator (TPM)
 - 16-bit free-running or modulo up/down count operation
 - Two channels, each channel may be input capture, output compare, or edge-aligned PWM
 - One interrupt per channel plus terminal count interrupt
- Cyclic redundancy check (CRC) generator
 - High speed hardware CRC generator circuit using 16-bit shift register
 - CRC16-CCITT compliancy with $x^{16} + x^{12} + x^5 + 1$ polynomial
 - Error detection for all single, double, odd, and most multi-bit errors
 - Programmable initial seed value
- Analog comparators (ACMP)
 - Full rail to rail supply operation
 - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
 - Option to compare to fixed internal bandgap reference voltage
 - Option to allow comparator output to be visible on a pin, ACMPxO



- Inter-integrated circuit (IIC)
 - Compatible with IIC bus standard
 - Multi-master operation
 - Software programmable for one of 64 different serial clock frequencies
 - Interrupt driven byte-by-byte data transfer
 - Arbitration lost interrupt with automatic mode switching from master to slave
 - Calling address identification interrupt
 - Bus busy detection
 - 10-bit address extension
- Controller area network (CAN)
 - Implementation of the CAN protocol Version 2.0A/B
 - Standard and extended data frames
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbps
 - Support for remote frames
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a "local priority" concept
 - Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable listen-only mode for monitoring of CAN bus
 - Programmable bus-off recovery functionality
 - Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
 - Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
 - Full-duplex, standard non-return-to-zero (NRZ) format
 - Double-buffered transmitter and receiver with separate enables
 - Programmable baud rates (13-bit modulo divider)
 - Interrupt-driven or polled operation
 - Hardware parity generation and checking
 - Programmable 8-bit or 9-bit character length
 - Receiver wakeup by idle-line or address-mark
 - Optional 13-bit break character generation / 11-bit break character detection
 - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
 - Master or slave mode operation
 - Full-duplex or single-wire bidirectional option
 - Programmable transmit bit rate

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



- Double-buffered transmit and receive
- Serial clock phase and polarity options
- Slave select output
- Selectable MSB-first or LSB-first shifting
- 16-bit and FIFO operations in SPI2
- Input/Output
 - 69 GPIOs
 - 8 keyboard interrupt pins with selectable polarity
 - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
 - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

1.4 Part Numbers




Table 3. Orderable Part Number Summary

Freescale Part Number	Description	Flash / SRAM (Kbytes)	Package	Temperature
MCF51AC256AVFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256BVFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	-40°C to 105°C
MCF51AC256AVLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	-40°C to 105°C
MCF51AC256BVLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	-40°C to 105°C
MCF51AC256AVPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	-40°C to 105°C
MCF51AC256BVPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	-40°C to 105°C
MCF51AC128AVFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	-40°C to 105°C
MCF51AC128CVFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	-40°C to 105°C
MCF51AC128AVLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	-40°C to 105°C
MCF51AC128CVLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	-40°C to 105°C
MCF51AC128AVPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	-40°C to 105°C
MCF51AC128CVPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	-40°C to 105°C
MCF51AC256ACFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256BCFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256ACLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	-40°C to 85°C
MCF51AC256BCLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	–40°C to 85°C

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7




Figure 4. MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP

Table 4 shows the package pin assignments.

Table 4. Pin Availability by Package Pin-Count

Pin Number			Lowest < Priority> Highest					
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3		
1	1	1	PTC4	SS2				
2	2	2	IRQ	TPMCLK ¹				
3	3	3	RESET					
4	4	4	PTF0	RGPIO8	FTM1CH2			
5	5	5	PTF1	RGPIO9	FTM1CH3			
6	6		PTF2	RGPIO10	FTM1CH4			
7	7	_	PTF3	RGPIO11	FTM1CH5			

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



Table 4. Pin Availability by Package Pin-Count (continued)

Pin Number			Lowe	est < Pric	ority> Hi	ghest
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
8	8	6	PTF4	RGPIO12	FTM2CH0	
9	9	_	PTC6	FTM2FLT		
10	10	_	PTF7	RGPIO15		
11	11	7	PTF5	RGPIO13	FTM2CH1	
12	12	_	PTF6	RGPIO14	FTM1FLT	
13		_	PTJ0	PST0		
14		_	PTJ1	PST1		
15		_	PTJ2	PST2		
16		_	PTJ3	PST3		
17	13	8	PTE0	RGPIO0	TxD1	
18	14	9	PTE1	RGPIO1	RxD1	
19	15	10	PTE2	RGPIO2	FTM1CH0	
20	16	11	PTE3	RGPIO3	FTM1CH1	
21	17	12	PTE4	RGPIO4	SS1	
22	18	13	PTE5	RGPIO5	MISO1	
23	19	14	PTE6	RGPIO6	MOSI1	
24	20	15	PTE7	RGPI07	SPSCK1	
25	21	16	V_{SS}			
26	22	17	V_{DD}			
27	_	_	PTJ4	DDATA0		
28	_	_	PTJ5	DDATA1		
29	_	_	PTJ6	DDATA2		
30	_	_	PTJ7	DDATA3		
31	23	18	PTG0	KBI1P0		
32	24	19	PTG1	KBI1P1		
33	25	20	PTG2	KBI1P2		
34	26	21	PTA0	TxCAN ²		
35	27	22	PTA1	RxCAN ³		
36	28	_	PTA2			
37	29	_	PTA3	ACMP2O		
38	30	_	PTA4	ACMP2-		
39	31	_	PTA5	ACMP2+		
40	32	_	PTA6	AD1P16		
41	33	_	PTA7	AD1P17		
42	_	_	PTH0	FTM2CH2	AD1P20	
43	_	_	PTH1	FTM2CH3	PSTCLK0	AD1P21
44	_	_	PTH2	FTM2CH4	PSTCLK1	AD1P22
45	_	_	PTH3	FTM2CH5	BKPT	AD1P23
46	34	23	PTB0	TPM3CH0	AD1P0	
47	35	24	PTB1	TPM3CH1	AD1P1	
48	36	25	PTB2	AD1P2		

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



Table 10. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
3	Р	Output low voltage — Low Drive (PTxDSn = 0) $5 \text{ V, I}_{Load} = 4 \text{ n}$ $3 \text{ V, I}_{Load} = 2 \text{ n}$ $5 \text{ V, I}_{Load} = 2 \text{ n}$ $3 \text{ V, I}_{Load} = 1 \text{ n}$	A	_	_	1.5 1.5 0.8 0.8	V
J	•	Output low voltage — High Drive (PTxDSn = 1) $5 \text{ V, I}_{Load} = 15 \text{ n} \\ 3 \text{ V, I}_{Load} = 8 \text{ n} \\ 5 \text{ V, I}_{Load} = 8 \text{ n} \\ 3 \text{ V, I}_{Load} = 4 \text{ n} \\ 3 \text{ V, I}_{Load} = 4 \text{ n} \\ \end{cases}$	A A	_	_	1.5 1.5 0.8 0.8	V
4	С		I _{OHT}	_	_	100 60	mA
5	С		V I _{OLT}	_	_	100 60	mA
6	Р	Input high voltage; all digital inputs	V _{IH}	$0.65 \times V_{DD}$	_	_	V
7	Р	Input low voltage; all digital inputs	V _{IL}	_	_	$0.35 \times V_{DD}$	V
8	D	Input hysteresis; all digital inputs	V_{hys}	$0.06 \times V_{DD}$	_	_	mV
9	Р	Input leakage current; input only pins ²	I _{In}	_	0.1	1	μΑ
10	Р	High impedance (off-state) leakage current ²	ll _{OZ} l	_	0.1	1	μΑ
11	Р	Internal pullup resistors ³	R _{PU}	20	45	65	kΩ
12	Ρ	Internal pulldown resistors ⁴	R _{PD}	20	45	65	kΩ
13	С	Input capacitance; all non-supply pins	C _{In}	_	—	8	pF
14	Р	POR rearm voltage	V_{POR}	0.9	1.4	2.0	V
15	D	POR rearm time	t _{POR}	10	—	_	μS
16	Р	Low-voltage detection threshold — high range ${\rm V}_{\rm DD} \; {\rm fallii} \\ {\rm V}_{\rm DD} \; {\rm risin} \;$		4.2 4.27	4.35 4.4	4.5 4.6	V
17	Ρ	Low-voltage detection threshold — low range ${\rm V}_{DD} \ {\rm fallii} \\ {\rm V}_{DD} \ {\rm risin}$		2.48 2.5	2.68 2.7	2.7 2.72	V
18	Ρ	Low-voltage warning threshold — high range ${\rm V}_{\rm DD} \ {\rm fallii}$ ${\rm V}_{\rm DD} \ {\rm risin}$		4.2 4.27	4.4 4.45	4.5 4.6	V
19	Р	Low-voltage warning threshold low range V _{DD} fallii V _{DD} risii	ng V _{LVWL}	2.48 2.5	2.68 2.7	2.7 2.72	V
20	Т	3	V V _{hys}	_	100 60	_	mV
21	D	RAM retention voltage	V_{RAM}	_	0.6	1.0	V

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7



Table 10. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
	D	DC injection current $^{5\ 6\ 7\ 8}$ (single pin limit) $V_{IN} > V_{DD}$ $V_{IN} < V_{SS}$		0 0	_	2 -0.2	mA
22		DC injection current (Total MCU limit, includes sum of all stressed pins) $ \frac{V_{IN}>V_{DD}}{V_{IN}< V_{SS}} $	I _{IC}	0 0	I	25 -5	mA

Typical values are based on characterization data at 25°C unless otherwise stated.

- $^{6}\,$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- ⁸ The $\overline{\text{RESET}}$ pin does not have a clamp diode to V_{DD} . Do not drive this pin above V_{DD} .




Figure 5. Typical I_{OH} vs. V_{DD}-V_{OH} at V_{DD} = 3 V (Low Drive, PTxDSn = 0)

² Measured with $V_{In} = V_{DD}$ or V_{SS} .

 $^{^{3}}$ Measured with $V_{In} = V_{SS}$.

⁴ Measured with $V_{In} = V_{DD}$.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).






Figure 6. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD}=3$ V (High Drive, PTxDSn = 1)




Figure 7. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD}=5$ V (Low Drive, PTxDSn = 0)



2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	С	Parameter		Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit			
			2 MHz		5	2.27	_				
		Z IVIMZ		3.3	2.24						
			4 MILI-	4 MHz	5	3.67	_				
1 T	_	Run supply current measured at	4 IVITIZ		3.3	3.64	_				
	'	FEI mode, all modules off, system clock at:	8 MHz		5	6.55					
			O IVITIZ		3.3	6.54					
			16 MHz		5	11.90	_				
			TO IVII IZ		3.3	11.85					
			2 MHz		5	3.28	_				
			Z IVII IZ		3.3	3.26					
			4 MHz		5	4.33					
2 T	Run supply current measured at	4 IVITZ		3.3	4.32						
	'	FEI mode, all modules on, system clock at:	8 MHz		5	8.17		mA			
					3.3	8.05					
			16 MHz	RI _{DD}	5	14.8	_				
					3.3	14.74					
			2 MHz	2 MU-	2 M⊔-	2 M⊔-		5	3.28		IIIA
		(RANGE = 1, HGO = 0), system			3.3	3.26					
			4 MHz		5	4.69					
3	Т		4 IVITZ		3.3	4.67					
			8 MHz		5	7.48	_				
		clock at:	O IVII IZ		3.3	7.46	_				
			16 MHz		5	13.10	_				
			TO IVII IZ		3.3	13.07	_				
			2 MHz		5	3.64	_				
			Z IVII 1Z		3.3	3.63					
		D	4 MHz		5	5.38	_				
4	Т	Run supply current measured at FBE mode, all modules on	₩ IVII IZ		3.3	5.35	_				
		(RANGE = 1, HGO = 0), system	8 MHz		5	8.65	_				
		clock at:	O IVITZ		3.3	8.64	_				
			16 MHz		5	15.55	_				
			TO IVII IZ		3.3	15.40					






Figure 9. Typical Run $\rm I_{DD}$ vs. System Clock Freq. for FEI and FBE Modes

2.7 Analog Comparator (ACMP) Electricals

Table 12. Analog Comparator Electrical Specifications

Num	С	Rating	Symbol	Min	Typical	Max	Unit
1	_	Supply voltage	V_{DD}	2.7	_	5.5	V
2	Т	Supply current (active)	I _{DDAC}	_	20	35	μА
3	D	Analog input voltage	V _{AIN}	$V_{SS} - 0.3$	_	V_{DD}	V
4	D	Analog input offset voltage	V _{AIO}	_	20	40	mV
5	D	Analog comparator hysteresis	V _H	3.0	6.0	20.0	mV
6	D	Analog input leakage current	I _{ALKG}	_	_	1.0	μА
7	D	Analog comparator initialization delay	t _{AINIT}	_	_	1.0	μS
8	Р	Bandgap voltage reference factory trimmed at $V_{DD} = 5.3248 \text{ V}$, Temp = 25 °C	V_{BG}	1.18	1.20	1.21	V



2.8 ADC Characteristics

Table 13. 5 Volt 12-bit ADC Operating Conditions

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
	D		Absolute	V_{DDA}	2.7	_	5.5	٧	
1	D	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	
2	D	Ground voltage	Delta to V _{SS} $(V_{SS} - V_{SSA})^2$	ΔV _{SSA}	-100	0	100	mV	
3	D	Reference voltage high		V _{REFH}	2.7	V_{DDA}	V _{DDA}	٧	
4	D	Reference voltage low		V _{REFL}	V _{SSA}	V _{SSA}	V _{SSA}	٧	
5	D	Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
6	С	Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
7	С	Input resistance		R _{ADIN}	_	3	5	kΩ	
	С	12-t	12-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz				2 5		
8	С	Analog source resistance	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}		_	5 10	kΩ	External to MCU
	С		8-bit mode (all valid f _{ADCK})		_	_	10		
9	D	ADC conversion	High speed (ADLPC = 0)	f	0.4	_	8.0	MHz	
9	D	clock frequency	Low power (ADLPC = 1)	f _{ADCK}	0.4	_	4.0	IVI∏∠	

Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.



Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment		
7	Р	Conversion time (including sample time)	Short sample (ADLSMP = 0)	t		_	_	20	_	ADCK	See
			Long sample (ADLSMP = 1)	t _{ADC}	_	40	_	cycles	Table 10 for		
8 7	Т	Sample time	Short sample (ADLSMP = 0)	tano	_	3.5	_	ADCK cycles	conversion time variances		
	'	Sample time	Long sample (ADLSMP = 1)	t _{ADS}	_	23.5	_				
9	Т	Total unadjusted error	12-bit mode	E _{TUE}	_	±3.0	_		Includes		
	Р		10-bit mode		E _{TUE}	E _{TUE} —	_	±1 ±2.5	±2.5	LSB ²	quantizatio
	Т		8-bit mode		_	±0.5	±1.0		n		
	Т		12-bit mode		_	±1.75	_				
10	Р	Differential non-linearity	10-bit mode ³	DNL	_	±0.5	±1.0	LSB ²			
<u> </u> 	Т		8-bit mode ³		_	±0.3	±0.5				
11	Т	Integral non-linearity	12-bit mode	INL	_	±1.5	_	LSB ²			
	Т		10-bit mode		_	±0.5	±1.0				
	Т	, , , ,	8-bit mode		_	±0.3	±0.5				
	Т	Zero-scale error	12-bit mode	E _{ZS}	_	±1.5	_	LSB ²	V _{ADIN} = V _{SSA}		
12 P	Р		10-bit mode		_	±0.5	±1.5				
	Т		8-bit mode		_	±0.5	±0.5		JOA		
	Т	Full-scale error	12-bit mode	E _{FS}	_	±1	_	LSB ²			
13	Р		10-bit mode		_	±0.5	±1		$V_{ADIN} = V_{DDA}$		
	Т		8-bit mode		_	±0.5	±0.5		DDA		
		Quantization error	12-bit mode		_	-1 to 0	_				
14	D		10-bit mode	E _Q	_	_	±0.5	LSB ²			
			8-bit mode		_	_	±0.5				
			12-bit mode	E _{IL}	_	±1	_		Pad		
15	D	Input leakage error	10-bit mode		_	±0.2	±2.5	LSB ²	leakage ⁴ *		
			8-bit mode		_	±0.1	±1		R _{AS}		
16	D	Temp sensor voltage	25°C	V _{TEMP25}	_	1.396	_	V			
17	D	Temp sensor	–40 °C–25 °C	- m -	_	3.266	_	mV/°C			
17		slope	25 °C–85 °C		_	3.638	_				

Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$.



- Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes
- Based on input pad leakage current. Refer to pad electricals.

External Oscillator (XOSC) Characteristics 2.9

Table 15. Oscillator Electrical Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode ² High range (RANGE = 1) PEE or PBE mode ³ High range (RANGE = 1, HGO = 1) BLPE mode High range (RANGE = 1, HGO = 0) BLPE mode	f _{lo} f _{hi-fil} f _{hi-pll} f _{hi-hgo} f _{hi-lp}	32 1 1 1		38.4 5 16 16 8	kHz MHz MHz MHz MHz
2	—	Load capacitors		See crystal or resonator manufacturer's recommendation			
3	_	Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)	R _F		10 1		МΩ
4	_	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		0 100 0 0	 0 10 20	kΩ
5	Т	Crystal start-up time ⁴ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁵ High range, high gain (RANGE = 1, HGO = 1) ⁵	CSTL-LP CSTL-HGO CSTH-LP CSTH-HGO	_ _ _ _	200 400 5 15		ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode ² PEE or PBE mode ³ BLPE mode	f _{extal}	0.03125 1 0	_ _ _	5 16 40	MHz

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

Freescale Semiconductor 31

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

² When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz

⁴ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal



Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
18	D	Lock exit frequency tolerance ⁸	D _{unl}	±4.47	_	±5.97	%
19	D	Lock time — FLL	t _{fll_lock}	_		t _{fll_acquire+} 1075(1/ ^f int_t)	S
20	D	Lock time — PLL	t _{pll_lock}	_	_	t _{pll_acquire+} 1075(1/ ^f pll_ref)	s
21	D	Loss of external clock minimum frequency — RANGE = 0	f _{loc_low}	(3/5) × f _{int}	_	_	kHz

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

- ⁴ This specification applies when the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.
- 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- Below D_{lock} minimum, the MCG enters lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

² The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

This specification applies when the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



2.11.1 Control Timing

Table 17. Control Timing

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	dc	_	24	MHz
2	D	Internal low-power oscillator period	t _{LPO}	800	_	1500	μS
3	D	External reset pulse width ² $(t_{cyc} = 1/f_{Self_reset})$	t _{extrst}	100	_	_	ns
4	D	Reset low drive	t _{rstdrv}	$66 \times t_{cyc}$	_		ns
5	D	Active background debug mode latch setup time	t _{MSSU}	500	_	_	ns
6	D	Active background debug mode latch hold time	t _{MSH}	100	-	_	ns
7	D	IRQ pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
8	D	KBIPx pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
9	D	Port rise and fall time (load = 50 pF) ⁴ Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive	t _{Rise} , t _{Fall}	_ _ _ _	11 35 40 75	_	ns

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

 $^{^4}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range –40 $^{\circ}C$ to 105 $^{\circ}C$.




Figure 12. IRQ/KBIPx Timing

34 Freescale Semiconductor

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.7

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.



Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	_	Supply voltage for program/erase	V _{prog/erase}	2.7 —		5.5	V
2		Supply voltage for read operation	V_{Read}	2.7	_	5.5	٧
3		Internal FCLK frequency ²	f _{FCLK}	150	_	200	kHz
4		Internal FCLK period (1/FCLK)	t _{Fcyc}	5 —		6.67	μS
5		Byte program time (random location) ²	t _{prog}	9			t _{Fcyc}
6		Byte program time (burst mode) ²	t _{Burst}	4			t _{Fcyc}
7		Page erase time ³	t _{Page}	4000			t _{Fcyc}
8		Mass erase time ²	t _{Mass}	20,000			t _{Fcyc}
9	О	Program/erase endurance ⁴ T_L to $T_H = -40$ °C to 105 °C $T = 25$ °C	_	10,000 —	 100,000		cycles
10	С	Data retention ⁵	t _{D_ret}	15	100	_	years

Table 21. Flash Characteristics

2.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

2.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

² The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2010. All rights reserved.

MCF51AC256 Rev.7 9/2011