



Welcome to [E-XFL.COM](http://E-XFL.COM)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 20x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256bvpue">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ac256bvpue</a>

# Table of Contents

1	MCF51AC256 Family Configurations . . . . .	3	Figure 8.Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (High Drive, PTxDSn = 1) . . . . .	24
1.1	Device Comparison . . . . .	3	Figure 9.Typical Run IDD vs. System Clock Freq. for FEI and FBE Modes . . . . .	27
1.2	Block Diagram . . . . .	4	Figure 10.ADC Input Impedance Equivalency Diagram . . . . .	29
1.3	Features . . . . .	6	Figure 11.Reset Timing . . . . .	34
1.3.1	Feature List . . . . .	7	Figure 12.IRQ/KBIPx Timing . . . . .	34
1.4	Part Numbers . . . . .	10	Figure 13.Timer External Clock . . . . .	35
1.5	Pinouts and Packaging . . . . .	12	Figure 14.Timer Input Capture Pulse . . . . .	35
2	Electrical Characteristics . . . . .	17	Figure 15.SPI Master Timing (CPHA = 0) . . . . .	37
2.1	Parameter Classification . . . . .	17	Figure 16.SPI Master Timing (CPHA = 1) . . . . .	37
2.2	Absolute Maximum Ratings . . . . .	17	Figure 17.SPI Slave Timing (CPHA = 0) . . . . .	38
2.3	Thermal Characteristics . . . . .	18	Figure 18.SPI Slave Timing (CPHA = 1) . . . . .	38
2.4	Electrostatic Discharge (ESD) Protection Characteristics 19			
2.5	DC Characteristics . . . . .	20		
2.6	Supply Current Characteristics . . . . .	25		
2.7	Analog Comparator (ACMP) Electricals . . . . .	27		
2.8	ADC Characteristics . . . . .	28		
2.9	External Oscillator (XOSC) Characteristics . . . . .	31		
2.10	MCG Specifications . . . . .	32		
2.11	AC Characteristics . . . . .	33		
2.11.1	Control Timing . . . . .	34		
2.11.2	Timer (TPM/FTM) Module Timing . . . . .	35		
2.11.3	MSCAN . . . . .	35		
2.12	SPI Characteristics . . . . .	36		
2.13	Flash Specifications . . . . .	38		
2.14	EMC Performance . . . . .	39		
2.14.1	Radiated Emissions . . . . .	39		
3	Mechanical Outline Drawings . . . . .	40		
4	Revision History . . . . .	41		

## List of Figures

Figure 1.	MCF51AC256 Series Block Diagram . . . . .	5
Figure 2.	MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP . . . . .	12
Figure 3.	MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP . . . . .	13
Figure 4.	MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP . . . . .	14
Figure 5.	Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (Low Drive, PTxDSn = 0) . . . . .	22
Figure 6.	Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (High Drive, PTxDSn = 1) . . . . .	23
Figure 7.	Typical $I_{OH}$ vs. $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (Low Drive, PTxDSn = 0) . . . . .	23

## List of Tables

Table 1.	MCF51AC256 Series Device Comparison . . . . .	3
Table 2.	MCF51AC256 Series Functional Units . . . . .	6
Table 3.	Orderable Part Number Summary . . . . .	10
Table 4.	Pin Availability by Package Pin-Count . . . . .	14
Table 5.	Parameter Classifications . . . . .	17
Table 6.	Absolute Maximum Ratings . . . . .	18
Table 7.	Thermal Characteristics . . . . .	18
Table 8.	ESD and Latch-up Test Conditions . . . . .	20
Table 9.	ESD and Latch-Up Protection Characteristics . . . . .	20
Table 10.	DC Characteristics . . . . .	20
Table 11.	Supply Current Characteristics . . . . .	25
Table 12.	Analog Comparator Electrical Specifications . . . . .	27
Table 13.5	Volt 12-bit ADC Operating Conditions . . . . .	28
Table 14.5	Volt 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) . . . . .	29
Table 15.	Oscillator Electrical Specifications (Temperature Range = -40 to 105 °C Ambient) . . . . .	31
Table 16.	MCG Frequency Specifications (Temperature Range = -40 to 105 °C Ambient) . . . . .	32
Table 17.	Control Timing . . . . .	34
Table 18.	TPM/FTM Input Timing . . . . .	35
Table 19.	MSCAN Wake-Up Pulse Characteristics . . . . .	35
Table 20.	SPI Timing . . . . .	36
Table 21.	Flash Characteristics . . . . .	39
Table 22.	Package Information . . . . .	40
Table 23.	Revision History . . . . .	41

# 1 MCF51AC256 Family Configurations

## 1.1 Device Comparison

The MCF51AC256 series is summarized in [Table 1](#).

**Table 1. MCF51AC256 Series Device Comparison**

Feature	MCF51AC256A		MCF51AC256B			MCF51AC128A		MCF51AC128C								
	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin						
Flash memory size (Kbytes)	256						128									
RAM size (Kbytes)	32						32 or 16 <sup>1</sup>									
V1 ColdFire core with BDM (background debug module)							Yes									
ACMP1 (analog comparator)							Yes									
ACMP2 (analog comparator)	Yes		Yes		No	Yes				No						
ADC (analog-to-digital converter) channels (12-bit)	24	20	24	20	9	24	20	24	20	9						
CAN (controller area network)	Yes		No			Yes		No								
COP (computer operating properly)							Yes									
CRC (cyclic redundancy check)							Yes									
RTI							Yes									
DBG (debug)							Yes									
IIC1 (inter-integrated circuit)							Yes									
IRQ (interrupt request input)							Yes									
INTC (interrupt controller)							Yes									
KBI (keyboard interrupts)							Yes									
LVD (low-voltage detector)							Yes									
MCG (multipurpose clock generator)							Yes									
OSC (crystal oscillator)							Yes									
Port I/O <sup>2</sup>	69	54	69	54	36	69	54	69	54	36						
GPIO (rapid general-purpose I/O)	16				12	16				12						
SCI1, SCI2 (serial communications interfaces)							Yes									
SPI1 (serial peripheral interface)							Yes									
SPI2 (serial peripheral interface)	Yes	No	Yes	No		Yes	No	Yes	No							
FTM1 (flexible timer module) channels	6				4	6				4						
FTM2 channels	6	2	6	2	2	6	2	6	2	2						

**Table 1. MCF51AC256 Series Device Comparison (continued)**

Feature	MCF51AC256A		MCF51AC256B			MCF51AC128A		MCF51AC128C		
	80-pin	64-pin	80-pin	64-pin	44-pin	80-pin	64-pin	80-pin	64-pin	44-pin
TPM3 (timer pulse-width modulator) channels	2									
VBUS (debug visibility bus)	Yes	No	Yes	No		Yes	No	Yes	No	

<sup>1</sup> The members of MCF51AC128A with CAN support have 32 KB RAM. The other members have 16 KB RAM.

<sup>2</sup> Up to 16 pins on Ports E and F are shared with the ColdFire Rapid GPIO module.

## 1.2 Block Diagram

Figure 1 shows the connections between the MCF51AC256 series pins and modules.


### 1.3.1 Feature List

- 32-bit Version 1 ColdFire® central processor unit (CPU)
  - Up to 50.33 MHz at 2.7 V – 5.5 V
  - Provide 0.94 Dhystone 2.1 DMIPS per MHz performance when running from internal RAM (0.76 DMIPS per MHz when running from flash)
  - Implements instruction set revision C (ISA\_C)
- On-chip memory
  - Up to 256 KB flash memory read/program/erase over full operating voltage and temperature
  - Up to 32 KB static random access memory (SRAM)
  - Security circuitry to prevent unauthorized access to SRAM and flash contents
- Power-Saving Modes
  - Three low-power stop plus wait modes
  - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- System protection features
  - Watchdog computer operating properly (COP) reset with options to run from independent LPO clock or bus clock
  - Low-voltage detection with reset or interrupt
  - Illegal opcode and illegal address detection with programmable reset or exception response
  - Flash block protection
- Debug support
  - Single-wire background debug interface
  - Real-time debug support, with 6 hardware breakpoints (4 PC, 1 address pair and 1 data) that can be configured into a 1- or 2-level trigger
  - On-chip trace buffer provides programmable start/stop recording conditions plus support for continuous or PC-profiling modes
  - Support for real-time program (and optional partial data) trace using the debug visibility bus
- V1 ColdFire interrupt controller (CF1\_INTC)
  - Support of 40 peripheral I/O interrupt requests plus seven software (one per level) interrupt requests
  - Fixed association between interrupt request source and level plus priority, up to two requests can be remapped to the highest maskable level + priority
  - Unique vector number for each interrupt source
  - Support for service routine interrupt acknowledge (software IACK) read cycles for improved system performance
- Multipurpose clock generator (MCG)
  - Oscillator (XOSC); loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - LPO clock as an optional independent clock source for COP and RTI
  - FLL/PLL controlled by internal or external reference

- Inter-integrated circuit (IIC)
  - Compatible with IIC bus standard
  - Multi-master operation
  - Software programmable for one of 64 different serial clock frequencies
  - Interrupt driven byte-by-byte data transfer
  - Arbitration lost interrupt with automatic mode switching from master to slave
  - Calling address identification interrupt
  - Bus busy detection
  - 10-bit address extension
- Controller area network (CAN)
  - Implementation of the CAN protocol — Version 2.0A/B
    - Standard and extended data frames
    - Zero to eight bytes data length
    - Programmable bit rate up to 1 Mbps
    - Support for remote frames
  - Five receive buffers with FIFO storage scheme
  - Three transmit buffers with internal prioritization using a “local priority” concept
  - Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
  - Programmable wakeup functionality with integrated low-pass filter
  - Programmable loopback mode supports self-test operation
  - Programmable listen-only mode for monitoring of CAN bus
  - Programmable bus-off recovery functionality
  - Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
  - Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
  - Full-duplex, standard non-return-to-zero (NRZ) format
  - Double-buffered transmitter and receiver with separate enables
  - Programmable baud rates (13-bit modulo divider)
  - Interrupt-driven or polled operation
  - Hardware parity generation and checking
  - Programmable 8-bit or 9-bit character length
  - Receiver wakeup by idle-line or address-mark
  - Optional 13-bit break character generation / 11-bit break character detection
  - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
  - Master or slave mode operation
  - Full-duplex or single-wire bidirectional option
  - Programmable transmit bit rate


**Table 3. Orderable Part Number Summary**

MCF51AC256ACPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	-40°C to 85°C
MCF51AC256BCPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	-40°C to 85°C
MCF51AC256BCFGE	MCF51AC256 ColdFire Microcontroller without CAN	256/32	44 LQFP	-40°C to 85°C
MCF51AC128ACFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	-40°C to 85°C
MCF51AC128CCFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	-40°C to 85°C
MCF51AC128ACLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	-40°C to 85°C
MCF51AC128CCLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	-40°C to 85°C
MCF51AC128ACPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	-40°C to 85°C
MCF51AC128CCPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	-40°C to 85°C
MCF51AC128CCFGE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	44 LQFP	-40°C to 85°C



**Figure 3. MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP**

Figure 4 shows the pinout of the 44-pin LQFP.



**Figure 4. MCF51AC256 Series ColdFire Microcontroller 44-Pin LQFP**

Table 4 shows the package pin assignments.

**Table 4. Pin Availability by Package Pin-Count**

Pin Number			Lowest <-- Priority --> Highest			
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
1	1	1	PTC4	SS2		
2	2	2	IRQ	TPMCLK <sup>1</sup>		
3	3	3	RESET			
4	4	4	PTF0	RGPI08	FTM1CH2	
5	5	5	PTF1	RGPI09	FTM1CH3	
6	6	—	PTF2	RGPI010	FTM1CH4	
7	7	—	PTF3	RGPI011	FTM1CH5	

Table 4. Pin Availability by Package Pin-Count (continued)

Pin Number			Lowest <-- Priority --> Highest			
80	64	44	Port Pin	Alt 1	Alt 2	Alt 3
49	37	26	PTB3	AD1P3		
50	38	—	PTB4	AD1P4		
51	39	—	PTB5	AD1P5		
52	40	—	PTB6	AD1P6		
53	41	—	PTB7	AD1P7		
54	42	27	PTD0	AD1P8	ACMP1+	
55	43	28	PTD1	AD1P9	ACMP1-	
56	44	29	V <sub>DDA</sub>			
57	45	30	V <sub>SSA</sub>			
58	46	31	PTD2	KBI1P5	AD1P10	ACMP1O
59	47	32	PTD3	KBI1P6	AD1P11	
60	48	33	PTG3	KBI1P3	AD1P18	
61	49	—	PTG4	KBI1P4	AD1P19	
62	50	—	PTD4	FTM2CLK	AD1P12	
63	51	—	PTD5	AD1P13		
64	52	—	PTD6	FTM1CLK	AD1P14	
65	53	—	PTD7	KBI1P7	AD1P15	
66	54	34	V <sub>REFH</sub>			
67	55	35	V <sub>REFL</sub>			
68	56	36	BKGD	MS		
69	57	37	PTG5	XTAL		
70	58	38	PTG6	EXTAL		
71	59	39	V <sub>SS</sub>			
72	—	—	V <sub>DD</sub>			
73	60	40	PTC0	SCL1		
74	61	41	PTC1	SDA1		
75	—	—	PTH4	SPCK2		
76	—	—	PTH5	MOSI2		
77	—	—	PTH6	MISO2		
78	62	42	PTC2	MCLK		
79	63	43	PTC3	TxD2		
80	64	44	PTC5	RxD2		

<sup>1</sup> TPMCLK, FTM1CLK, and FTM2CLK options are configured via software; out of reset, FTM1CLK, FTM2CLK, and TPMCLK are available to FTM1, FTM2, and TPM3 respectively.

<sup>2</sup> TxCAN is available in the member that supports CAN.

<sup>3</sup> RxCAN is available in the member that supports CAN.

**Table 6. Absolute Maximum Ratings**

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 5.8	V
Input voltage	V <sub>In</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	±25	mA
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Storage temperature	T <sub>stg</sub>	-55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

## 2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take P<sub>I/O</sub> into account in power calculations, determine the difference between actual pin voltage and V<sub>SS</sub> or V<sub>DD</sub> and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V<sub>SS</sub> or V<sub>DD</sub> will be very small.

**Table 7. Thermal Characteristics**

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub>	-40 to 105	°C
Maximum junction temperature	T <sub>J</sub>	150	°C
Thermal resistance <sup>1,2,3,4</sup>			
80-pin LQFP		51	
	1s	38	
64-pin LQFP		59	
	1s	41	
64-pin QFP	θ <sub>JA</sub>	50	°C/W
	2s2p	36	
44-pin LQFP		67	
	1s	45	
	2s2p		

- <sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
- <sup>2</sup> Junction to Ambient Natural Convection
- <sup>3</sup> 1s — Single layer board, one signal layer
- <sup>4</sup> 2s2p — Four layer board, 2 signal and 2 power layers

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad Eqn. 1$$

where:

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

$P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad Eqn. 2$$

Solving [Equation 1](#) and [Equation 2](#) for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad Eqn. 3$$

where K is a constant pertaining to the particular part. K can be determined from [Equation 3](#) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving [Equation 1](#) and [Equation 2](#) iteratively for any value of  $T_A$ .

## 2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (<http://www.aecouncil.com/>) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the

**Electrical Characteristics**

applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 8. ESD and Latch-up Test Conditions**

Model	Description	Symbol	Value	Unit
Human body	Series resistance	R1	1500	Ω
	Storage capacitance	C	100	pF
	Number of pulse per pin	—	3	—
Charge device model	Series resistance	R1	0	Ω
	Storage capacitance	C	0	pF
	Number of pulse per pin	—	3	—
Latch-up	Minimum input voltage limit	—	-2.5	V
	Maximum input voltage limit	—	7.5	V

**Table 9. ESD and Latch-Up Protection Characteristics**

Num	Rating	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	$\pm 2000$	—	V
2	Charge device model (CDM)	$V_{CDM}$	$\pm 500$	—	V
3	Latch-up current at $T_A = 85^\circ\text{C}$	$I_{LAT}$	$\pm 100$	—	mA

## 2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

**Table 10. DC Characteristics**

Num	C	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	—	Operating voltage		2.7	—	5.5	V
2	P	Output high voltage — Low drive ( $PTxDSn = 0$ ) 5 V, $I_{Load} = -4 \text{ mA}$ 3 V, $I_{Load} = -2 \text{ mA}$ 5 V, $I_{Load} = -2 \text{ mA}$ 3 V, $I_{Load} = -1 \text{ mA}$	$V_{OH}$	$V_{DD} - 1.5$	—	—	V
				$V_{DD} - 1.5$	—	—	
				$V_{DD} - 0.8$	—	—	
				$V_{DD} - 0.8$	—	—	
	P	Output high voltage — High drive ( $PTxDSn = 1$ ) 5 V, $I_{Load} = -15 \text{ mA}$ 3 V, $I_{Load} = -8 \text{ mA}$ 5 V, $I_{Load} = -8 \text{ mA}$ 3 V, $I_{Load} = -4 \text{ mA}$	$V_{OH}$	$V_{DD} - 1.5$	—	—	V
				$V_{DD} - 1.5$	—	—	
				$V_{DD} - 0.8$	—	—	
				$V_{DD} - 0.8$	—	—	




Figure 6. Typical  $I_{OH}$  vs.  $V_{DD} - V_{OH}$  at  $V_{DD} = 3$  V (High Drive,  $PTxDSn = 1$ )




Figure 7. Typical  $I_{OH}$  vs.  $V_{DD} - V_{OH}$  at  $V_{DD} = 5$  V (Low Drive,  $PTxDSn = 0$ )




Figure 8. Typical  $I_{OH}$  vs.  $V_{DD} - V_{OH}$  at  $V_{DD} = 5$  V (High Drive, PTxDs<sub>n</sub> = 1)

## 2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	C	Parameter	Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit
1	T	Run supply current measured at FEI mode, all modules off, system clock at:	RI <sub>DD</sub>	2 MHz	5	2.27	—
				3.3	2.24	—	mA
				5	3.67	—	
				3.3	3.64	—	
				5	6.55	—	
				3.3	6.54	—	
				5	11.90	—	
				3.3	11.85	—	
2	T	Run supply current measured at FEI mode, all modules on, system clock at:	RI <sub>DD</sub>	2 MHz	5	3.28	—
				3.3	3.26	—	
				5	4.33	—	
				3.3	4.32	—	
				5	8.17	—	
				3.3	8.05	—	
				5	14.8	—	
				3.3	14.74	—	
3	T	Run supply current measured at FBE mode, all modules off (RANGE = 1, HGO = 0), system clock at:	RI <sub>DD</sub>	2 MHz	5	3.28	—
				3.3	3.26	—	
				5	4.69	—	
				3.3	4.67	—	
				5	7.48	—	
				3.3	7.46	—	
				5	13.10	—	
				3.3	13.07	—	
4	T	Run supply current measured at FBE mode, all modules on (RANGE = 1, HGO = 0), system clock at:	RI <sub>DD</sub>	2 MHz	5	3.64	—
				3.3	3.63	—	
				5	5.38	—	
				3.3	5.35	—	
				5	8.65	—	
				3.3	8.64	—	
				5	15.55	—	
				3.3	15.40	—	

<sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

## 2.9 External Oscillator (XOSC) Characteristics

**Table 15. Oscillator Electrical Specifications (Temperature Range = –40 to 105 °C Ambient)**

Num	C	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit	
1	C	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode <sup>2</sup> High range (RANGE = 1) PEE or PBE mode <sup>3</sup> High range (RANGE = 1, HGO = 1) BLPE mode High range (RANGE = 1, HGO = 0) BLPE mode	$f_{lo}$ $f_{hi-fil}$ $f_{hi-pll}$ $f_{hi-hgo}$ $f_{hi-lp}$	32 1 1 1 1	— — — — —	38.4 5 16 16 8	kHz MHz MHz MHz MHz	
2	—	Load capacitors	$C_1$ $C_2$	See crystal or resonator manufacturer's recommendation.				
3	—	Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)	$R_F$		10 1		MΩ	
4	—	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	$R_S$	— — — — — — —	0 100 0 0 0 0 0	— — — 0 0 10 20	kΩ	
5	T	Crystal start-up time <sup>4</sup> Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) <sup>5</sup> High range, high gain (RANGE = 1, HGO = 1) <sup>5</sup>	$t_{CSTL-LP}$ $t_{CSTL-HGO}$ $t_{CSTH-LP}$ $t_{CSTH-HGO}$	— — — —	200 400 5 15	— — — —	ms	
6	T	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode <sup>2</sup> PEE or PBE mode <sup>3</sup> BLPE mode	$f_{extal}$	0.03125 1 0	— — —	5 16 40	MHz	


<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

<sup>2</sup> When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal




## 2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = –40 to 105 °C Ambient)


Num	C	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	C	Internal reference frequency — factory trimmed at $V_{DD} = 5$ V and temperature = 25 °C	$f_{int\_ft}$	—	32.768	—	kHz
2	C	Average internal reference frequency — untrimmed	$f_{int\_ut}$	31.25	—	39.0625	kHz
3	T	Internal reference startup time	$t_{irefst}$	—	60	100	μs
4	C	DCO output frequency range — untrimmed <sup>2</sup>	$f_{dco\_ut}$	16	—	20	MHz
	C			32	—	40	
	C			48	—	60	
5	P	DCO output frequency <sup>2</sup> reference =32768Hz and DMX32 = 1	$f_{dco\_DMX32}$	—	16.82	—	MHz
	P			—	33.69	—	
	P			—	50.48	—	
6	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco\_res\_t}$	—	±0.1	±0.2	% $f_{dco}$
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco\_res\_t}$	—	±0.2	±0.4	% $f_{dco}$
8	D	Total deviation of trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco\_t}$	—	0.5 –1.0	±2	% $f_{dco}$
9	D	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0–70 °C	$\Delta f_{dco\_t}$	—	±0.5	±1	% $f_{dco}$
10	D	FLL acquisition time <sup>3</sup>	$t_{fll\_acquire}$	—	—	1	ms
11	D	PLL acquisition time <sup>4</sup>	$t_{pll\_acquire}$	—	—	1	ms
12	D	Long term jitter of DCO output clock (averaged over 2ms interval) <sup>5</sup>	$C_{Jitter}$	—	0.02	0.2	% $f_{dco}$
13	D	VCO operating frequency	$f_{vco}$	7.0	—	55.0	MHz
16	D	Jitter of PLL output clock measured over 625 ns <sup>6</sup>	$f_{pll\_jitter\_625ns}$	—	0.566 <sup>6</sup>	—	% $f_{pll}$
17	D	Lock entry frequency tolerance <sup>7</sup>	$D_{lock}$	±1.49	—	±2.98	%

## Electrical Characteristics



1. Not defined but normally MSB of character just received

**Figure 17. SPI Slave Timing (CPHA = 0)**



1. Not defined but normally LSB of character just received

**Figure 18. SPI Slave Timing (CPHA = 1)**

## 2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. For more detailed information about program/erase operations, see [Chapter 4, “Memory.”](#)

### 3 Mechanical Outline Drawings

Table 22 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MCF51AC256 Series Product Summary pages at <http://www.freescale.com>.

To view the latest drawing, either:

- Click on the appropriate link in Table 22, or
- Open a browser to the FreescaleÆ website (<http://www.freescale.com>), and enter the appropriate document number (from Table 22) in the “Enter Keyword” search box at the top of the page.

**Table 22. Package Information**

Pin Count	Type	Document No.
80	LQFP	<a href="#">98ARL10530D</a>
64	LQFP	<a href="#">98ASS23234W</a>
64	QFP	<a href="#">98ASB42844B</a>
44	LQFP	<a href="#">98ASS23225W</a>

## 4 Revision History

Table 23. Revision History

Revision	Description
1	Initial published
2	Updated ADC channels, Item 1, 4-5 on Table 2.10
3	Completed all the TBDs. Changed RTC to RTI in <a href="#">Figure 1</a> . Corrected the block diagram. Changed $V_{DDAD}$ to $V_{DDA}$ , $V_{SSAD}$ to $V_{SSA}$ . Added charge device model data and removed machine data in <a href="#">Table 8</a> . Updated the specifications of $V_{LVDH}$ , $V_{LVDL}$ , $V_{LVWH}$ and $V_{LVWL}$ in <a href="#">Table 10</a> . Updated $S2I_{DD}$ , $S3I_{DD}$ in <a href="#">Table 11</a> . Added C column in <a href="#">Table 14</a> . Updated $f_{dco\_DMX32}$ in <a href="#">Table 16</a> .
4	Corrected the expansion of SPI to serial peripheral interface.
5	Updated $V_{LVDL}$ in the <a href="#">Table 10</a> . Updated $R1_{DD}$ in the <a href="#">Table 11</a> .
6	Updated $V_{LVDH}$ , $V_{LVDL}$ , $V_{LVWH}$ and $V_{LVWL}$ in the <a href="#">Table 10</a> . Added LPO on the <a href="#">Figure 1</a> and LPO features in the <a href="#">Section 1.3, "Features."</a>
7	Added 44-pin LQFP package information for AC256 and AC128.