

Welcome to [E-XFL.COM](#)

**[Embedded - Microcontrollers - Application Specific](#): Tailored Solutions for Precision and Performance**

**[Embedded - Microcontrollers - Application Specific](#)** represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

**What Are [Embedded - Microcontrollers - Application Specific](#)?**

Application specific microcontrollers are engineered to

#### Details

Product Status	Obsolete
Applications	Automotive
Core Processor	XC800
Program Memory Type	FLASH (64kB)
Controller Series	-
RAM Size	3.25K x 8
Interface	LIN, SSI, UART
Number of I/O	11
Voltage - Supply	3V ~ 27V
Operating Temperature	-40°C ~ 150°C (TJ)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	PG-VQFN-48-29
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/tle9834qxxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/tle9834qxxuma1</a>

**Edition 2012-03-08**

**Published by  
Infineon Technologies AG  
81726 Munich, Germany**

**© 2012 Infineon Technologies AG  
All Rights Reserved.**

### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.


Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

## Table of Contents

	<b>Table of Contents</b>	3
<b>1</b>	<b>Summary of Features</b>	5
1.1	Device Types / Ordering Information	6
1.2	Abbreviations	7
<b>2</b>	<b>General Device Information</b>	9
2.1	Pin Configuration	9
2.2	Pin Definitions and Functions	10
<b>3</b>	<b>Functional Description</b>	14
3.1	Power Management Unit (PMU)	19
3.1.1	Voltage Regulator 5.0V (VDDP)	22
3.1.2	Voltage Regulator 1.5V (VDDC)	23
3.1.3	External Voltage Regulator 5.0V (VDDEXT)	24
3.2	System Control Unit	25
3.2.1	System Control Unit - Power Modules	25
3.2.2	System Control Unit - Digital Part	26
3.3	XC800 Core	26
3.4	Memory Architecture	28
3.5	Flash Memory	29
3.6	Watchdog Timer 1 (WDT1)	29
3.7	Watchdog Timer (WDT)	31
3.8	Interrupt System	32
3.9	Multiplication/Division Unit	38
3.10	Parallel Ports	38
3.11	Timer 0 and Timer 1	41
3.12	Timer 2 and Timer 21	42
3.13	Timer 3	43
3.14	Capture/Compare Unit 6 (CCU6)	44
3.15	UART	46
3.16	LIN Transceiver	47
3.17	High-Speed Synchronous Serial Interface	47
3.18	Measurement Unit	49
3.19	Measurement Core Module (incl. ADC2)	51
3.20	Analog Digital Converter (ADC1)	52
3.21	High Voltage Monitor Input	53
3.22	High Side Switches	54
3.23	Low Side Switches	55
3.24	PWM Generator	56
3.25	Debug System	57
<b>4</b>	<b>Application Information</b>	58
4.1	Electric Drive Application	58
4.2	Connection of N.C. Pins	59
4.3	Connection of ADCGND Pin	59
4.4	Connection of Exposed Pad	59
4.5	Voltage Regulators-Blocking Capacitors	59
4.6	Additional External Components	59
4.7	ESD Tests	60
<b>5</b>	<b>Electrical Characteristics</b>	61

# 1 Summary of Features

- High performance XC800 core
  - compatible to standard 8051 core
  - up to 40 MHz clock frequency
  - two clocks per machine cycle architecture
  - two data pointers
- On-chip memory
  - 60 kByte + 4 kByte Flash for program code and data (4 kByte EEPROM emulation built-in)
  - 512 Byte One Time Programmable Memory (OTP)
  - 512 Byte 100 Time Programmable Memory (100TP)
  - 256 Byte RAM, 3 kByte XRAM
  - BootROM for startup firmware and Flash routines
- Core logic supply at 1.5 V
- On-chip OSC and PLL for clock generation
  - Loss of clock detection with fail safe mode for power switches
- Watchdog timer (WDT) with programmable window feature for refresh operation and warning prior to overflow
- General-purpose I/O Port (GPIO) with wake-up capability
- Multiplication/division unit (MDU) for arithmetic calculation
- Software libraries to support floating point and MDU calculations
- Five 16-Bit timers - Timer 0, Timer 1, Timer 2, Timer 21 and Timer 3
- Capture/compare unit for PWM signal generation (CCU6) with Timer 12 and Timer 13
- Full duplex serial interface (UART) with LIN support
- Synchronous serial channel (SSC)
- On-chip debug support via 2-wire Device Access Port (DAP)
- LIN Bootstrap loader (LIN BSL)
- LIN transceiver compliant to LIN 1.3, LIN 2.0 and LIN 2.1
- 2 x Low Side Switches with clamping capability incl. PWM functionality, e.g. as relay driver
- 2 x High Side Switches with cyclic sense option and PWM functionality, e.g. for LED or powering of switches
- 5 x High Voltage Monitor Input pins for wake-up and with cyclic sense and analog measurement option
- Measurement unit with 10 channels, 8-Bit A/D Converter (ADC2) and data post processing
- 8 channels, 10-Bit A/D Converter (including battery voltage and supply voltage measurement) (ADC1)
- Single power supply from 3.0 V to 27 V
- Low-dropout voltage regulators (LDO)
- Dedicated 5 V voltage regulator for external loads (e.g. hall sensor)
- Programmable window watchdog (WDT1) with independent on-chip clock source
- Power saving modes
  - MCU slow-down mode
  - Stop Mode
  - Sleep Mode
  - Cyclic wake-up and cyclic sense during Stop Mode and Sleep Mode
- Power-on and undervoltage/brownout reset generator
- Overtemperature protection
- Overcurrent protection with shutdown
- Supported by a full range of development tools including C compilers, macro assembler packages, emulators, evaluation boards, HLL debugger, programming tools, software packages
- Temperature Range  $T_J$ : -40 °C up to 150 °C
- Package VQFN-48-29
- Green package (RoHS compliant)



**Figure 5 Power Management Unit Block Diagram**

### 3.1.2 Voltage Regulator 1.5V (VDDC)

This module represents the 1.5 V voltage regulator, which serves as core supply for the 8-bit  $\mu\text{C}$  and other chip internal analog 1.5 V functions (e.g. 8 Bit ADC). To further reduce the current consumption of the 8-bit MCU during Stop Mode the output voltage is optionally reduced to 0.9 V.

#### Features

- 1.5 V low-drop voltage regulator
- Optional 0.9 V in Stop Mode
- Current limitation
- Overcurrent monitoring and shutdown with MCU signalling (interrupt)
- Overvoltage monitoring with MCU signalling (interrupt)
- Undervoltage monitoring with MCU signalling (interrupt)
- Pull-down current source at the output for Sleep Mode (100  $\mu\text{A}$ )

The output capacitor  $C_{\text{VDDC}}$  is mandatory to ensure a proper regulator functionality.





Figure 7 Module Block Diagram of VDDC Voltage Regulator

### 3.1.3 External Voltage Regulator 5.0V (VDDEXT)

The external voltage regulator provides 5 V output voltage in order to supply external circuitry like LEDs, hall sensors or potentiometers.

#### Features

- Switchable +5 V, 20 mA low-drop voltage regulator
- Switch-on overcurrent blanking time in order to drive small capacitive loads
- Short circuit robust
- Overvoltage monitoring with MCU interrupt signalling
- Undervoltage monitoring with MCU interrupt signalling
- Selectable switch-on slew-rate 0.95 V/ $\mu$ s max. @10 mA supply current, 10 nF capacitive load
- Pull-down current source at the output for Sleep Mode and off mode (100  $\mu$ A)
- Cyclic sense option together with GPIOs



**Figure 8** Module Block Diagram

### 3.8 Interrupt System

The TLE9834QX supports 14 interrupt vectors with four priority levels. Eleven of these interrupt vectors are assigned to the on-chip peripherals: Timer 0, Timer 1, UART, SSC and A/D Converter are each assigned to one dedicated interrupt vector; while Timer2, Timer21, MDU, LIN and the Capture/Compare Unit share six interrupt vectors.

Two interrupt vectors are assigned to the external interrupts. External interrupts 0 to 1 are each assigned to one dedicated interrupt vector, external interrupt 2 shares on interrupt vector with Timer21 and the MDU.

One interrupt vector is dedicated to the XINT interrupt events whose interrupt flags are also located in registers in XSFR area.

A non-maskable interrupt (NMI) with the highest priority is shared by the following:


- Watchdog Timer, warning before overflow
- MI\_CLK Watchdog Timer overflow event
- PLL, loss of lock
- Flash, on operation complete, e.g. erase.
- OCDS, on user IRAM event
- Oscillator watchdog detection for too low oscillation of  $f_{OSC}$
- Flash map error
- Uncorrectable ECC error on Flash, XRAM and IRAM
- VSUP supply pre warning when any supply voltage drops below or exceeds any threshold.

**Figure 14**, **Figure 15**, **Figure 16**, **Figure 17** and **Figure 18** give a general overview of the interrupt sources and nodes, and their corresponding control and status flags. **Figure 19** gives the corresponding overview for the NMI sources.



## Functional Description

**Figure 21** shows the structure of an input-only port pin. Each P2 pin can only function in input mode. Register P2\_DIR is provided to enable or disable the input driver. When the input driver is enabled, the actual voltage level present at the port pin is translated into a logic 0 or 1 via a Schmitt-Trigger device and can be read via register. Each pin can also be programmed to activate an internal weak pull-up or pull-down device. The analog input (Analog In) bypasses the digital circuitry and Schmitt-Trigger device for direct feed-through to the ADC1 input channel.




**Figure 21** General Structure of an Input Port Pin

## Functional Description

- Programmable number of data Bits: 2 to 8 Bits
- Programmable shift direction: LSB or MSB shift first
- Programmable clock polarity: idle low or high state for the shift clock
- Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- Variable baud rate
- Compatible with Serial Peripheral Interface (SPI)
- Interrupt generation
  - On a transmitter empty condition
  - On a receiver full condition
  - On an error condition (receive, phase, baud rate, transmit error)

Data is transmitted or received on lines TXD and RXD, which are normally connected to the pins MTSR (Master Transmit/Slave Receive) and MRST (Master Receive/Slave Transmit). The clock signal is output via line MS\_CLK (Master Serial Shift Clock) or input via line SS\_CLK (Slave Serial Shift Clock). Both lines are normally connected to the pin SCLK. Transmission and reception of data are double-buffered.

**Figure 24** shows all functional relevant interfaces associated with the SSC Kernel.




**Figure 24** SSC Interface Diagram

## 4 Application Information

### 4.1 Electric Drive Application

**Figure 31** shows the TLE9834QX in an electric drive application setup controlling a DC-brush motor. The two Low Side Switches are controlling a relay each. An external FET allows to control the window lift motor with a PWM signal as generated with the CCU6 module of the microcontroller.

*Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.*



**Figure 31** Simplified Application Diagram

## 4.2 Connection of N.C. Pins

It is recommended to connect N.C. pins to GND unless otherwise specified. Since pins 10 and 46 are located next to high voltage pins (VS, MON5, LS1) these 2 N.C. pins can be also left unconnected in order to avoid huge current flow and damage of the system in case of short-circuit.

## 4.3 Connection of ADCGND Pin

The ADCGND pin is chip-internal connected to reference ground. In order to provide full offset compensation and achieve full accuracy of ADC1 the ADCGND pin must not be connected to board ground. ADCGND pin should be connected with a capacitor (100 nF) to VAREF only.

## 4.4 Connection of Exposed Pad

It is recommended to connect the exposed pad to GND.

## 4.5 Voltage Regulators-Blocking Capacitors

**Table 11 External Component Recommendation**

Symbol	Function	Comment
$C_{VS}$	blocking capacitor at VS pin	> 20 $\mu$ F Elco + 100 nF Ceramic, ESR < 1 $\Omega$
$C_{VDDP}$	blocking capacitor at VDDP pin	1 $\mu$ F typ. + 100 nF Ceramic, ESR < 1 $\Omega$
$C_{VDDEXT}$	blocking capacitor at VDDEXT pin	100 nF typ., ESR < 1 $\Omega$
$C_{VDDC}$	blocking capacitor at VDDC pin	> 330 nF + 100 nF Ceramic, ESR < 1 $\Omega$
$C_{VAREF}$	blocking capacitor at VAREF pin	> 100 nF, ESR < 1 $\Omega$

## 4.6 Additional External Components

**Table 12 External Component Recommendation**

Symbol	Function	Comment
$C_{HSx}$	HF blocking capacitor at HSx pin	6.8 nF
$R_{MONx}$	resistor at MONx pin	1 k $\Omega$
$R_{VBAT\_}$	resistor at VBAT_SENSE pin	1 k $\Omega$

### 5.1.3 Current Consumption

**Table 16 Electrical Characteristics** <sup>1)</sup>

$V_s = 5.5V$  to  $18V$ ,  $T_j = -40^{\circ}C$  to  $85^{\circ}C$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Current Consumption @VS pin							
Current Consumption in Active Mode	$I_{Active}$	–	30	40	mA	fsys = 40 MHz no loads on pins, LIN in recessive state, LS1, LS2, HS1 and HS2 off	P_5.1.25
Current consumption in Stop Mode	$I_{Powerdown}$	–	85	95	μA	microcontroller in Stop Mode, LIN recessive state, MON1-5 disabled, GPIOs open (no loads)	P_5.1.26
Current consumption in Stop Mode with cyclic sense enabled	$I_{Powerdown2}$	–	–	110	μA	microcontroller in Stop Mode, LIN recessive state, GPIOs open (no loads)	P_5.1.27
Current consumption in Sleep Mode	$I_{Sleep}$	–	–	25	μA	system in Sleep Mode, microcontroller not powered, LIN recessive state, MON1-5 disabled and GPIOs open (no loads)	P_5.1.28

1) Not subject to production test, specified by design.

*Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.*

### 5.1.4 Thermal Resistance

**Table 17 Thermal Resistance**

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Junction to Ambient	$R_{thJA}$	–	23.9	–	K/W	<sup>1)</sup>	P_5.1.29

1) EIA/JESD 52\_2, FR4, 76.2 x 114.3 x 1.5 mm; 35 $\mu$  Cu, 5 $\mu$  Sn; 300 mm<sup>2</sup>

## 5.2 Power Management Unit (PMU)

This chapter includes all electrical characteristics of the Power Management Unit

### 5.2.1 PMU I/O Supply Parameters VDDP

**Table 19 Electrical Characteristics**

$V_s = 5.5 \text{ V to } 27 \text{ V}$ ,  $T_j = -40^\circ \text{ C to } +150^\circ \text{ C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Specified Output Current	$I_{VDDP}$	0	—	60	mA	<sup>1)</sup>	P_5.2.1
Required Output Capacitance	$C_{VDDP}$	0.1	—	10	$\mu\text{F}$	<sup>1)</sup> ESR < 1 $\Omega$	P_5.2.2
Output Voltage including line regulation	$V_{DDPOUT}$	4.9	5.0	5.1	V	$I_{load} < 90\text{mA}; V_s > 5.5\text{V}$	P_5.2.3
Output Drop	$V_{S \text{ VDDPout}}$	—	—	+400	mV	$I_{load} < 70\text{mA}; 3\text{V} < V_s < 5.5\text{V}$	P_5.2.4
Dynamic Load Regulation	$V_{VDDPLOR}$	-50	—	50	mV	<sup>1)</sup> 2 ... 70mA; C=470nF; dI/dt=100mA/ $\mu\text{s}$	P_5.2.5
Dynamic Line Regulation	$V_{VDDPLIR}$	-25	—	25	mV	<sup>1)</sup> $V_s = 5.5 \dots 20\text{V}; dV/dt=5\text{V}/\mu\text{s}$	P_5.2.6
Power Supply Ripple Rejection	$P_{SSRVDDP}$	50	—	—	dB	<sup>1)</sup> $V_s = 13.5\text{V}; f=0 \dots 1\text{KHz}; V_r=2\text{Vpp}$	P_5.2.7
Over Voltage Detection	$V_{DDPOV}$	5.05	—	5.4	V	$V_s > 5.5\text{V}; \text{Overvoltage leads to SUPPLY\_NMI}$	P_5.2.8
Under Voltage Reset	$V_{DDPUV}$	2.4	—	2.7	V	$V_s > 5.5\text{V}$	P_5.2.9
Over Current Shutdown	$I_{VDDPOC}$	90	—	180	mA	—	P_5.2.10

<sup>1)</sup> Not subject to production test, specified by design

## 5.3 System Clocks

### 5.3.1 Oscillators and PLL

**Table 22 Electrical Characteristics**

$V_S = 5.5 \text{ V to } 27 \text{ V}$ ,  $T_j = -40^\circ \text{ C to } +150^\circ \text{ C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
PMU Oscillators (Power Management Unit)							
Frequency of LP_CLK	$f_{LP\_CLK1}$	14	18	22	MHz	this clock is used at startup and can be used in case the PLL fails	P_5.3.1
Frequency of LP_CLK2	$f_{LP\_CLK2}$	70	100	130	kHz	this clock is used for cyclic wake and cyclic sense	P_5.3.2
CGU Oscillator (Clock Generation Unit Microcontroller)							
Short term frequency deviation	$f_{TRIMST}$	-1.5%	5	+1.5%	MHz	<sup>1)</sup> with respect to nominal configured system frequency within one LIN message (< 10ms ... 100ms)	P_5.3.3
Long term frequency deviation	$f_{TRIMLT}$	-3.0%	5	+3.0%	MHz	with respect to nominal configured system frequency over lifetime and temperature	P_5.3.4
CGU-OSC Start-up time	$T_{OSC}$	–	–	10	µs	startup time OSC from Sleep Mode and Stop Mode, power supply stable	P_5.3.5
PLL (Clock Generation Unit Microcontroller)							
VCO frequency range Mode 0	$f_{VCO-0}$	48	–	112	MHz	VCOSEL ="0"	P_5.3.6
VCO frequency range Mode 1	$f_{VCO-1}$	96	–	160	MHz	VCOSEL ="1"	P_5.3.7
Input frequency range	$f_{OSC}$	4	–	16	MHz	–	P_5.3.8
XTAL1 input freq. range	$f_{OSC}$	4	–	16	MHz	–	P_5.3.9
Output freq. range	$f_{PLL}$	0.04687	–	80	MHz	–	P_5.3.10
Free-running frequency Mode 0	$f_{VCOfree\_0}$	–	–	38	MHz	VCOSEL ="0"	P_5.3.11
Free-running frequency Mode 1	$f_{VCOfree\_1}$	–	–	76	MHz	VCOSEL ="1"	P_5.3.12
Input clock high/low time	$t_{high/low}$	10	–	–	ns	–	P_5.3.13
Peak period jitter	$t_{jp}$	-500	–	500	ps	for K=1	P_5.3.14

## 5.4 Flash Parameters

This chapter includes the parameters for the 64 kByte embedded flash module.

**Table 24 Flash Characteristics** <sup>1)</sup>

$V_S = 5.5 \text{ V to } 27 \text{ V}$ ,  $T_j = -40^\circ \text{ C to } +150^\circ \text{ C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Programming time per 128 Byte page	$t_{PR}$	–	<sup>2)</sup> 3	3.5	ms	–	P_5.4.1
Erase time per sector/page	$t_{ER}$	–	<sup>2)</sup> 4	4.5	ms	–	P_5.4.2
Data retention time	$t_{RET}$	20	–	–	years	1,000 erase / program cycles	P_5.4.3
Flash erase endurance for user sectors	$N_{ER}$	30	–	–	kcycles	Data retention time 5 years	P_5.4.4

1) Not subject for production test, specified by design

2) Programming and erase times depend on the internal Flash clock source. The control state machine needs a few system clock cycles. This requirement is only relevant for extremely low system frequencies.



## Electrical Characteristics

**Table 26 DC Characteristics**

$V_S = 5.5 \text{ V to } 27 \text{ V}$ ,  $T_j = -40^\circ \text{ C to } +150^\circ \text{ C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Input leakage current (all other)	$I_{OZ2}$	-15	–	+15	$\mu\text{A}$	$T_j \leq 150^\circ\text{C}$ , $0.45 \text{ V} < V_{IN}$ $< V_{DDP}$	P_5.5.12
Pull level keep current	$I_{PLK}$	-240	–	+240	$\mu\text{A}$	<sup>6)</sup> $V_{PIN} \geq V_{IH}$ (up) $V_{PIN} \leq V_{IL}$ (dn)	P_5.5.13
Pull level force current	$I_{PLF}$	-1.5	–	+1.5	$\text{mA}$	<sup>6)</sup> $V_{PIN} \leq V_{IL}$ (up) $V_{PIN} \geq V_{IH}$ (dn)	P_5.5.14
Pin capacitance (digital inputs/outputs)	$C_{IO}$	–	–	10	$\text{pF}$	–	P_5.5.15

- 1) Not subject to production test, specified by design.
- 2) The maximum deliverable output current of a port driver depends on the selected output driver mode. The limit for pin groups must be respected.
- 3) As a rule, with decreasing output current the output levels approach the respective supply level ( $V_{OL} \rightarrow GND$ ,  $V_{OH} \rightarrow V_{DDP}$ ). However, only the levels for nominal output currents are verified.
- 4) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage is determined by the external circuit.
- 5) The given values are worst-case values. In production test, this leakage current is only tested at  $125^\circ\text{C}$ ; other values are ensured by correlation. For derating, please refer to the following descriptions:  
Leakage derating depending on temperature ( $T_j$  = junction temperature [ $^\circ\text{C}$ ]):  
 $I_{OZ} = 0.05 \times e^{(1.5 + 0.028 \times T_j)} [\mu\text{A}]$ . For example, at a temperature of  $95^\circ\text{C}$  the resulting leakage current is  $3.2 \mu\text{A}$ .  
Leakage derating depending on voltage level ( $\Delta V = V_{DDP} - V_{PIN} [\text{V}]$ ):  
 $I_{OZ} = I_{OZtempmax} - (1.6 \times \Delta V) [\mu\text{A}]$   
This voltage derating formula is an approximation which applies for maximum temperature.
- 6) Keep current: Limit the current through this pin to the indicated value so that the enabled pull device can keep the default pin level:  $V_{PIN} \geq V_{IH}$  for a pull-up;  $V_{PIN} \leq V_{IL}$  for a pull-down.  
Force current: Drive the indicated minimum current through this pin to change the default pin level driven by the enabled pull device:  $V_{PIN} \leq V_{IL}$  for a pull-up;  $V_{PIN} \geq V_{IH}$  for a pull-down.  
These values apply to the fixed pull-devices in dedicated pins and to the user-selectable pull-devices in general purpose IO pins.

# Electrical Characteristics

**Table 41 Electrical Characteristics (cont'd)**


$V_S = 5.5 \text{ V to } 27 \text{ V}$ ,  $T_j = -40^\circ \text{ C to } +150^\circ \text{ C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Turn OFF Delay time, PWM mode	$t_{\text{dOff,f-LS}}$	–	–	2	$\mu\text{s}$	LS_ON=0 to 0.1*Vs $V_S=13.5\text{V}$ , $R_L=270\Omega$	P_5.12.12
Turn OFF Rise time, PWM mode	$t_{\text{OFFR,PWM}}$	–	1	1.25	$\mu\text{s}$	$V_{\text{LS}} 0.1*Vs$ to $0.9*Vs$ ; $V_S=13.5\text{V}$ , $R_L=270\Omega$	P_5.12.13
Turn OFF Rise time, slow mode	$t_{\text{OFFR,Slow}}$	–	100	150	$\mu\text{s}$	<sup>1)</sup> $V_{\text{LS}} 0.9*Vs$ to $0.9*Vs$ ; $V_S=13.5\text{V}$ , $R_L=270\Omega$	P_5.12.14
Minimum Duty Cycle Pulse Width variation	$ton_{\text{MIN}}$	1.5	2	3.5	$\mu\text{s}$	$ton(\text{dig}) = 2\mu\text{s}^2$	P_5.12.15
Typical (systematic) Pulse Width increase LS_ON to VLS	$d ton_{\text{TYP}}$	–	1.25	–	$\mu\text{s}$	$ton(\text{dig}) = 2\mu\text{s}^2$	P_5.12.16
Zener Clamp Voltage	$V_{\text{AZ}}$	–	50	–	V	values are valid at $T_j = 25^\circ\text{C}$	P_5.12.17
Clamping Energy (repetitive)	$E_{\text{clamp}}$	–	–	2	mJ	<sup>2)</sup> 1.000.000 cycles	P_5.12.18
Clamping Energy	$E_{\text{clamp}}$	–	–	14	mJ	<sup>2)</sup> $T_{\text{start}} = 25^\circ\text{C}$	P_5.12.19
Clamping Energy (single), hot	$E_{\text{clamp}}$	–	–	7	mJ	<sup>2)</sup> 10 cycles, $T_{\text{start}} = 85^\circ\text{C}$	P_5.12.20

1) Static ON mode (no PWM)

2) Not subject to production test, specified by design

## 6 Package Outlines



**Figure 33** Package outline VQFN-48-29

### Notes

1. You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products":  
<http://www.infineon.com/products>.
2. Dimensions in mm.

## Revision History

Revision	Date	Changes
1.1	2012-03-08	<b>Table 14:</b> - Renamed Parameter "Output voltage VDDP" to "Voltage VDDP" (2x) - Renamed Parameter "Output voltage VDDC" to "Voltage VDDC"
1.1	2012-03-08	<b>Table 28:</b> Added value LIN input capacity $C_{LIN\_IN}$

## Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I<sup>2</sup>RF™, ISOFACE™, IsoPACK™, MIPAK™, ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

## Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™,  $\mu$ Vision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-02-24

[www.infineon.com](http://www.infineon.com)