



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	CANbus, EBI/EMI, I ² C, IEBus, IrDA, SIO, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	121
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	31K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 34x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30878fjagp-u3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	· · ·	
Item	Function	Specification
CPU	Central processing unit	M32C/80 core (multiplier: 16 bits \times 16 bits \rightarrow 32 bits multiply-addition operation instructions: 16 \times 16 + 48 \rightarrow 48 bits) • Basic instructions: 108 • Minimum instruction execution time: 31.3 ns (f(CPU) = 32 MHz, VCC1 = 4.2 to 5.5 V) 41.7 ns (f(CPU) = 24 MHz, VCC1 = 3.0 to 5.5 V) • Operating mode: Single-chip mode, memory expansion mode, and microprocessor mode
Memory	ROM, RAM, data flash	See Tables 1.5 to 1.7 Product List.
Power Supply \	oltage Detection	Vdet3 detection function, Vdet4 detection function, cold start/warm start determination function
External Bus Expansion	Bus/memory expansion function	 Address space: 16 Mbytes External bus interface: 1 to 7 wait states can be inserted, 4 chip select outputs, 3 V and 5 V interfaces Bus format: Switchable between separate bus and multiplexed bus formats, switchable data bus width (8-bit or 16-bit)
Clock	Clock generation circuits	 4 circuits: Main clock, sub clock, on-chip oscillator, PLL frequency synthesizer Oscillation stop detection: Main clock oscillation stop detection function Frequency divider circuit: Dividing ratio selectable among 1, 2, 3, 4, 6, 8, 10, 12, 14, 16 Low power consumption features: Wait mode, stop mode
Interrupts		 Interrupt vectors: 70 External interrupt inputs: 11 (NMI, INT × 6, key input × 4) Interrupt priority levels: 7
Watchdog Time	er	15-bit × 1 channel (with prescaler)
DMA	DMAC	 4 channels, cycle steal method Trigger sources: 43 Transfer modes: 2 (single transfer and repeat transfer)
	DMACII	 Can be activated by all peripheral function interrupt sources Transfer modes: 2 (single transfer and burst transfer) Immediate transfer, calculation transfer, and chain transfer functions
Timer	Timer A	16-bit timer × 5 Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode, Event counter 2-phase pulse signal processing (2-phase encoder input) × 3
	Timer B	16-bit timer × 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode
	Timer function for 3-phase motor control	3-phase inverter control × 1 (using timer A1, timer A2, timer A4, and timer B2) On-chip dead time timer

Table 1.3 Specifications (100-Pin Package) (1/2)

Item	Function	Specification				
Serial Interface	UART0 to UART4	Clock synchronous/asynchronous × 5 $I^{2}C$ bus, special mode 2, GCI mode, SIM mode, IrDA mode ⁽²⁾ , IEBus (optional) ⁽¹⁾⁽³⁾				
	UART5	Clock synchronous/asynchronous × 1				
A/D Converter		10-bit resolution × 26 channels (in single-chip mode) 10-bit resolution × 10 channels (in memory expansion mode and microprocessor mode) Including sample and hold function				
D/A Converter		8-bit resolution × 2 channels				
CRC Calculation	n Circuit	CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$) compliant				
X/Y Converter		16 bits x 16 bits				
Intelligent I/O		 16-bit timer × 2 Time measurement function (input capture): 8 channels Waveform generation function (output compare): 10 channels Communication function: Clock synchronous mode, clock asynchronous mode, HDLC data processing mode, IEBus (optional)⁽¹⁾⁽³⁾ 2-phase pulse signal processing (2-phase encoder input) × 1 				
ROM Correction	n Function	Address match interrupt × 8				
CAN modules		Supporting CAN 2.0B specification M32C/87: 16 slots × 2 channels, M32C/87A: 16 slots × 1 channel M32C/87B: none				
I/O Ports	Programmable I/O ports	 Input only: 1 CMOS I/O: 85, selectable pull-up resistor N channel open drain ports: 2 				
Flash Memory		 Erase and program voltage: 3.3 V ± 0.3 V or 5.0 V ± 0.5 V Erase and program endurance: 100 times (all areas) Program security: ROM code protect and ID code check Debug functions: On-chip debug and on-board flash reprogram 				
Operating Frequ	uency/Supply Voltage	32 MHz: VCC1 = 4.2 to 5.5 V, VCC2 = 3.0 V to VCC1 24 MHz: VCC1 = 3.0 to 5.5 V, VCC2 = 3.0 V to VCC1				
Current Consumption		32 mA (32 MHz, VCC1 = VCC2 = 5 V) 23 mA (24 MHz, VCC1 = VCC2 = 3.3 V) 45 μ A (approx. 1 MHz, VCC1 = VCC2 = 3.3 V, on-chip oscillator low-power consumption mode \rightarrow wait mode) 0.8 μ A (VCC1 = VCC2 = 3.3 V, stop mode)				
Operating Ambi	ent Temperature (°C)	-20 to 85°C, -40 to 85°C (optional) ⁽³⁾				
Package		100-pin LQFP (PLQP0100KB-A) 100-pin QFP (PRQP0100JB-A)				

 Table 1.4
 Specifications (100-Pin Package) (2/2)

NOTES:

1. IEBus is a registered trademark of NEC Electronics Corporation.

2. Available in UART0.

3. Please contact a Renesas sales office for optional features.

1.2 Product List

Tables 1.5 to 1.7 list product information. Figure 1.1 shows product numbering system.

Table 1.5M32C/87 Group (1) (M32C/87: 2-channel CAN module)Current as of Jul. 2008							
Part Number	Package Code	ROM Capacity	RAM Capacity	Remarks			
M3087BFLGP	PLQP0144KA-A (144P6Q-A)						
M30879FLFP	PRQP0100JB-A (100P6S-A)	1 MB + 4 KB ⁽¹⁾					
M30879FLGP	PLQP0100KB-A (100P6Q-A)		48 KB				
M3087BFKGP	PLQP0144KA-A (144P6Q-A)	768 KB					
M30879FKGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾		Flash memory			
M30878FJGP	PLQP0144KA-A (144P6Q-A)	512 KB	31 KB				
M30876FJGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾	SIND				
M30875FHGP	PLQP0144KA-A (144P6Q-A)	384 KB	24 KB				
M30873FHGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾	24 ND				
M30878MJ-XXXGP	PLQP0144KA-A (144P6Q-A)						
M30876MJ-XXXFP	PRQP0100JB-A (100P6S-A)	512 KB	31 KB				
M30876MJ-XXXGP	PLQP0100KB-A (100P6Q-A)	_		Mask ROM			
M30875MH-XXXGF	PLQP0144KA-A (144P6Q-A)	204 KD	24 KB	1			
M30873MH-XXXGF	PLQP0100KB-A (100P6Q-A)	384 KB	24 ND				

NOTE:

1. Additional 4-Kbyte space is available for data flash memory.

Part Number	Package Code	ROM Capacity	RAM Capacity	Remarks	
M3087BFLAGP	PLQP0144KA-A (144P6Q-A)				
M30879FLAFP	PRQP0100JB-A (100P6S-A)	1 MB + 4 KB ⁽¹⁾			
M30879FLAGP	PLQP0100KB-A (100P6Q-A)		48 KB		
M3087BFKAGP	PLQP0144KA-A (144P6Q-A)	768 KB			
M30879FKAGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾		Flash memory	
M30878FJAGP	PLQP0144KA-A (144P6Q-A)	512 KB	31 KB		
M30876FJAGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾	SIND		
M30875FHAGP	PLQP0144KA-A (144P6Q-A)	384 KB	24 KB		
M30873FHAGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾	24 ND		
M30878MJA-XXXGP	PLQP0144KA-A (144P6Q-A)				
M30876MJA-XXXFP	PRQP0100JB-A (100P6S-A)	512 KB	31 KB		
M30876MJA-XXXGP	PLQP0100KB-A (100P6Q-A)			Mask ROM	
M30875MHA-XXXGP	PLQP0144KA-A (144P6Q-A)	384 KB	24 KP		
M30873MHA-XXXGP	PLQP0100KB-A (100P6Q-A)	- 304 ND	24 KB		

Table 1.6M32C/87 Group (2) (M32C/87A: 1-channel CAN module)Current as of Jul. 2008

NOTE:

1. Additional 4-Kbyte space is available for data flash memory.

	Port	Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
VSS							
	P6_5			CLK1			
				CTS1/RTS1/SS1	OUTC2_1/ISCLK2		
	P6_3			TXD0/SDA0/SRXD0/ IrDAOUT			
	P6_2			RXD0/SCL0/STXD0/ IrDAIN			
	P6_1		RTP0_1	CLK0			
	P6_0		RTP0_0	CTS0/RTS0/SS0			
	P13_7				OUTC2_7		
	P13_5				OUTC2_2/ISRXD2/ IEIN		
	P13_4				OUTC2_0/ISTXD2/ IEOUT		
	P5_7						RDY
	P5_6						ALE
	P5_5						HOLD
	P5_4						HLDA/ALE
	P13_3				OUTC2_3		
VSS							
	P13 2				OUTC2 6		
VCC2							
	P13 1				OUTC2 5		
CLKOUT							BCLK/ALE
							RD
							WRH/BHE
							WRL/WR
							CS0/A23
							CS1/A22
							CS2/A21
							CS3/A20
							A19
VCC2	3						
1002	P4 2						A18
V99	· +_∠						
100							A17
							A17 A16
							A15,[A15/D15] A14,[A14/D14]
	VSS VCC2 CLKOUT	P6_4 P6_3 P6_1 P6_0 P6_1 P6_0 P13_7 P13_6 P13_5 P13_6 P13_5 P13_6 P13_7 P13_6 P13_7 P13_6 P13_7 P13_6 P5_7 P5_6 P5_5 P5_6 P5_5 P5_1 P13_1 P13_1 <td>P6_4 P6_3 P6_2 P6_1 P6_0 P6_1 P6_1 P6_1 P6_1 P6_1 P6_1 P6_1 P6_1 P13_7 P13_6 P13_5 P13_6 P13_5 P5_7 P5_6 P5_7 P5_6 P5_1 P13_2 VCC2 P13_1 P13_1 P13_0 CLKOUT P5_3 P13_1 P13_0 CLKOUT P5_3 P5_1 P13_0 P13_0 P13_0 CLKOUT P5_3 P5_1 P13_0 P12_7 P14_1 P12_5 P12_5 P4_7 P12_5 P4_6 P14_1 P4_3 P4_1 P4_4 P4_5 P4_1</td> <td>P6_4Image: style image: style im</td> <td>P6_4 CTS1/RTS1/SS1 P6_3 TXD0/SDA0/SRXD0/ I/DAQUT P6_2 RXD0/SCL0/STXD0/ I/DANN P6_1 RTP0_1 CLK0 P6_0 RTP0_0 CTS0/RTS0/SS0 P13_7 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_7 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_7 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P557 CTS0/RTS0/SS0 P55 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 P13_3 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 <td< td=""><td>P6_4 CTS1/RTS1/SS1 OUTC2_1/ISCLK2 P6_3 Image: CTS1/RTS1/SS1 OUTC2_1/ISCLK2 P6_3 Image: CTS1/RTS1/SS1 CTS0/RTS0/STXD0/ InDAIN Image: CTS1/RTS1/SS1 P6_4 RTP0_1 CLK0 Image: CTS1/RTS0/SS0 Image: CTS1/RTS0/SS0 P6_6 RTP0_0 CTS0/RTS0/SS0 OUTC2_7 P13_7 Image: CTS0/RTS0/SS0 OUTC2_1/ISCLK2 P13_6 Image: CTS0/RTS0/SS0 OUTC2_1/ISCLK2 P13_6 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN P13_5 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN P5_7 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN P13_3 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN</td><td>P6.4 CTSI/RTSI/SSI OUTC2_1/ISCLK2 P6.3 TXD0/SDA0/SRXD0/ I/DAOUT I/ISAOUT P6_1 RTP0_1 CLK0 P6_0 RTP0_0 CTS0/RTS0/SS0 P13_7 CLK0 I/ISAOUT P13_7 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIN P13_7 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIND2/ IEIN P13_6 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P13_4 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P5_7 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P5_7 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P5_7 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P1</td></td<></td>	P6_4 P6_3 P6_2 P6_1 P6_0 P6_1 P6_1 P6_1 P6_1 P6_1 P6_1 P6_1 P6_1 P13_7 P13_6 P13_5 P13_6 P13_5 P5_7 P5_6 P5_7 P5_6 P5_1 P13_2 VCC2 P13_1 P13_1 P13_0 CLKOUT P5_3 P13_1 P13_0 CLKOUT P5_3 P5_1 P13_0 P13_0 P13_0 CLKOUT P5_3 P5_1 P13_0 P12_7 P14_1 P12_5 P12_5 P4_7 P12_5 P4_6 P14_1 P4_3 P4_1 P4_4 P4_5 P4_1	P6_4Image: style image: style im	P6_4 CTS1/RTS1/SS1 P6_3 TXD0/SDA0/SRXD0/ I/DAQUT P6_2 RXD0/SCL0/STXD0/ I/DANN P6_1 RTP0_1 CLK0 P6_0 RTP0_0 CTS0/RTS0/SS0 P13_7 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_7 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_7 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P13_6 CTS0/RTS0/SS0 P557 CTS0/RTS0/SS0 P55 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 P13_3 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 P13_1 CTS0/RTS0/SS0 <td< td=""><td>P6_4 CTS1/RTS1/SS1 OUTC2_1/ISCLK2 P6_3 Image: CTS1/RTS1/SS1 OUTC2_1/ISCLK2 P6_3 Image: CTS1/RTS1/SS1 CTS0/RTS0/STXD0/ InDAIN Image: CTS1/RTS1/SS1 P6_4 RTP0_1 CLK0 Image: CTS1/RTS0/SS0 Image: CTS1/RTS0/SS0 P6_6 RTP0_0 CTS0/RTS0/SS0 OUTC2_7 P13_7 Image: CTS0/RTS0/SS0 OUTC2_1/ISCLK2 P13_6 Image: CTS0/RTS0/SS0 OUTC2_1/ISCLK2 P13_6 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN P13_5 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN P5_7 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN P13_3 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN</td><td>P6.4 CTSI/RTSI/SSI OUTC2_1/ISCLK2 P6.3 TXD0/SDA0/SRXD0/ I/DAOUT I/ISAOUT P6_1 RTP0_1 CLK0 P6_0 RTP0_0 CTS0/RTS0/SS0 P13_7 CLK0 I/ISAOUT P13_7 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIN P13_7 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIND2/ IEIN P13_6 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P13_4 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P5_7 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P5_7 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P5_7 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P1</td></td<>	P6_4 CTS1/RTS1/SS1 OUTC2_1/ISCLK2 P6_3 Image: CTS1/RTS1/SS1 OUTC2_1/ISCLK2 P6_3 Image: CTS1/RTS1/SS1 CTS0/RTS0/STXD0/ InDAIN Image: CTS1/RTS1/SS1 P6_4 RTP0_1 CLK0 Image: CTS1/RTS0/SS0 Image: CTS1/RTS0/SS0 P6_6 RTP0_0 CTS0/RTS0/SS0 OUTC2_7 P13_7 Image: CTS0/RTS0/SS0 OUTC2_1/ISCLK2 P13_6 Image: CTS0/RTS0/SS0 OUTC2_1/ISCLK2 P13_6 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN P13_5 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN P5_7 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN P13_3 Image: CTS0/RTS0/SS0 OUTC2_0/ISTXD2/ IEIN	P6.4 CTSI/RTSI/SSI OUTC2_1/ISCLK2 P6.3 TXD0/SDA0/SRXD0/ I/DAOUT I/ISAOUT P6_1 RTP0_1 CLK0 P6_0 RTP0_0 CTS0/RTS0/SS0 P13_7 CLK0 I/ISAOUT P13_7 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIN P13_7 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIN P13_6 OUTC2_1/ISCLK2 I/ISAIND2/ IEIN P13_6 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P13_4 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P5_7 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P5_7 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P5_7 I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN I/ISAIND2/ IEIN P1

Table 1.9144-Pin Package List of Pin Names (2/4)

_		I/O	Supply			
Туре	Symbol	Туре	Voltage	Description		
Intelligent I/O	INPC1_0 to INPC1_3	Ι	VCC1/ VCC2 ⁽¹⁾	Input pins for the time measurement function.		
	INPC1_4 to INPC1_7	Ι	VCC1			
	OUTC1_0 to OUTC1_3	0	VCC1/ VCC2 ⁽¹⁾	Output pins for the waveform generation function. (OUTC1_6/OUTC2_0 and OUTC1_7/OUTC2_2 assigned to ports 7_0 and 7_1 are N-channel open drain output.)		
	OUTC1_4 to OUTC1_7	0	VCC1			
	OUTC2_0 to OUTC2_2	0	VCC1/ VCC2 ⁽¹⁾			
	ISCLK0	I/O	VCC1	Clock input/output pins for the intelligent I/O communication		
	ISCLK1, ISCLK2	I/O	VCC1/ VCC2 ⁽¹⁾	function.		
	ISRXD0	I	VCC1	Data input pins for the intelligent I/O communication function.		
	ISRXD1, ISRXD2	I	VCC1/ VCC2 ⁽¹⁾			
	ISTXD0	0	VCC1	Data output pins for the intelligent I/O communication function.		
	ISTXD1, ISTXD2	0	VCC1/ VCC2 ⁽¹⁾	(ISTXD2 assigned to port 7_0 is N-channel open drain output.)		
	IEIN	I	VCC1/ VCC2 ⁽¹⁾	Data input pin for the intelligent I/O communication function.		
	IEOUT	0	VCC1/ VCC2 ⁽¹⁾	Data output pin for the intelligent I/O communication function. (IEOUT assigned to port 7_0 is N-channel open drain output.)		
Reference voltage input	VREF	I	-	The VREF pin supplies the reference voltage to the A/D converter and D/A converter.		
A/D converter	AN_0 to AN_7	_	VCC1	Analog input pins for the A/D converter.		
	AN0_0 to AN0_7, AN2_0 to AN2_7	Ι	VCC2			
	ADTRG	I	VCC1	External trigger input pin for the A/D converter.		
	ANEX0	I/O	VCC1	Extended analog input pin for the A/D converter or output pin in external op-amp connection mode.		
	ANEX1	-	VCC1	Extended analog input pin for the A/D converter.		
D/A converter	DA0, DA1	0	VCC1	Output pins for the D/A converter.		
Real-time port	RTP0_0 to RTP0_3 RTP1_0 to RTP1_3 RTP2_0 to RTP2_3 RTP3_0 to RTP3_3	0	VCC1	These pins function as real-time ports. (RTP0_2 and RTP0_3 are N-channel open drain output.)		

 Table 1.17
 Pin Functions (100-Pin and 144-Pin Package) (3/4)

I: Input O: Output I/O: Input and output

NOTE:

1. Only VCC1 can be used in the 100-pin package.

Туре	Symbol	I/O Type	Supply Voltage	Description
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7	I/O	VCC2	8-bit CMOS I/O ports. The Port Pi Direction Register (i = 0 to 15) determines if each pin is used as an input port or an output port. The Pull-Up Control Registers determine if the input ports, divided into groups of four, are pulled up or not.
	P6_0 to P6_7, P7_0 to P7_7, P9_0 to P9_7, P10_0 to P10_7	I/O	VCC1	These 8-bit I/O ports are functionally equivalent to P0. (P7_0 and P7_1 are N-channel open drain output.)
	P8_0 to P8_4 P8_6, P8_7	I/O	VCC1	These I/O ports are functionally equivalent to P0.
Input port	P8_5	I	VCC1	Shares the pin with $\overline{\text{NMI}}$. Input port to read $\overline{\text{NMI}}$ pin level.
Key input interrupt input	KI0 to KI3	Ι	VCC1	Key input interrupt input pins.

 Table 1.18
 Pin Functions (100-Pin and 144-Pin Package) (4/4)


I: Input O: Output I/O: Input and output

Table 1.19 Pin Functions (144-Pin Package Only)


		I/O	Supply	
Туре	Symbol	7/0 Туре	Supply Voltage	Description
INT Interrupt Input	INT6 to INT8	-	VCC1	INT interrupt input pins.
Serial interface	CTS6	Ι	VCC1/ VCC2	Input pin to control data transmission.
	RTS6	0	VCC1/ VCC2	Output pin to control data reception.
	CLK6	I/O	VCC1/ VCC2	Serial clock input/output pin.
	RXD6	Ι	VCC1/ VCC2	Serial data input pin.
	TXD6	0	VCC1/ VCC2	Serial data output pin.
Intelligent I/O	OUTC2_3 to OUTC2_7	0	VCC2	Output pins for the waveform generation function.
A/D converter	AN15_0 to AN15_7	I	VCC1	Analog input pins for the A/D converter.
I/O port	P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7	I/O	VCC2	These I/O ports are functionally equivalent to P0.
	P14_0 to P14_6, P15_0 to P15_7	I/O	VCC1	These I/O ports are functionally equivalent to P0.

I: Input O: Output I/O: Input and output

2. Central Processing Unit (CPU)



The register bank is comprised of eight registers (R0, R1, R2, R3, A0, A1, SB, and FB) out of 28 CPU registers. There are two sets of register banks.



2.1 General Registers

2.1.1 Data Registers (R0, R1, R2, and R3)

R0, R1, R2, and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order (R0H/R1H) and low-order bits (R0L/R1L) to be used separately as 8-bit data registers. R0 can be combined with R2 and used as a 32-bit data register (R2R0). The same applies to R3R1.

2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers used for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

2.1.3 Static Base Register (SB)

SB is a 24-bit register used for SB-relative addressing.

2.1.4 Frame Base Register (FB)

FB is a 24-bit register used for FB-relative addressing.

2.1.5 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to **2.1.8 Flag Register (FLG)** for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating the starting address of a relocatable interrupt vector table.

2.1.7 Program Counter (PC)

PC is 24 bits wide and indicates the address of the next instruction to be executed.

2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating the CPU state.

2.1.8.1 Carry Flag (C)

The C flag indicates whether or not carry or borrow has been generated after executing an instruction.

2.1.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.1.8.3 Zero Flag (Z)

The Z flag becomes 1 when an arithmetic operation results in 0; otherwise becomes 0.

2.1.8.4 Sign Flag (S)

The S flag becomes 1 when an arithmetic operation results in a negative value; otherwise becomes 0.

2.1.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is set to 0. Register bank 1 is selected when this flag is set to 1.

2.1.8.6 Overflow Flag (O)

The O flag becomes 1 when an arithmetic operation results in an overflow; otherwise becomes 0.

3. Memory

Figure 3.1 shows a memory map of the M32C/87 Group (M32C/87, M32C/87A, M32C/87B).

The M32C/87 Group (M32C/87, M32C/87A, M32C/87B) has 16-Mbyte address space from addresses 000000h to FFFFFFh.


The internal ROM is allocated in lower addresses, beginning with address FFFFFh. For example, a 512-Kbyte internal ROM area is allocated in addresses F80000h to FFFFFh.

The fixed interrupt vectors are allocated in addresses FFFFDCh to FFFFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 000400h. For example, a 48-Kbyte internal RAM area is allocated in addresses 000400h to 00C3FFh. The internal RAM is used not only for storing data but for the stacks when subroutines are called or when interrupt requests are acknowledged.

SFRs are allocated in addresses 000000h to 0003FFh. The peripheral function control registers such as for I/O ports, A/D converters, serial interfaces, timers are allocated here. All blank spaces within SFRs are reserved and cannot be accessed by users.

The special page vectors are allocated addresses FFFE00h to FFFFDBh. They are used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication M32C/80 Series Software Manual for details.





Address	Register	Symbol	After Reset
0030h			
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h			
0039h	Address Match Interrupt Register 6	RMAD6	000000h
003Ah			
003Bh			
003Ch			
003Dh	Address Match Interrupt Register 7	RMAD7	000000h
003Eh			00000011
003Eh			
003FN			
0040h			
0041h 0042h			
004211 0043h			
0044h			
0045h			
0046h			
0047h			
0048h	External Space Wait Control Register 0	EWCR0	X0X0 0011b
0049h	External Space Wait Control Register 1	EWCR1	X0X0 0011b
004Ah	External Space Wait Control Register 2	EWCR2	X0X0 0011b
004Bh	External Space Wait Control Register 3	EWCR3	X0X0 0011b
004Ch			
004Dh			
004Eh			
004Fh			
0050h			
0051h			
0052h			
0053h			
0054h			
0055h	Flash Memory Control Register 1	FMR1	0000 0X0Xb
0056h			
0057h	Flash Memory Control Register 0	FMR0	0000 0001b(Flash Memory) XXXX XXX0b(Mask ROM)
0058h			
0059h			
005Ah			
005Bh			
005Ch			
005Dh			
005Eh			
005Fh			

Table 4.2SFR Address Map (2/20)

X: Undefined

Blank spaces are all reserved. No access is allowed.

Symbol		Parameter		Standard		Unit
Symbol		Parameter	Min.	Тур.	Max.	Unit
IOH(peak)	Peak output high "H" current ⁽²⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7 ⁽³⁾			-10.0	mA
IOH(avg)	Average output high "H" current ⁽¹⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7 ⁽³⁾			-5.0	mA
IOL(peak)	Peak output low "L" current ⁽²⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7 ⁽³⁾			10.0	mA
IOL(avg)	Average output low "L" current ⁽¹⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7 ⁽³⁾			5.0	mA

Table 5.3Recommended Operating Conditions (2/3)(VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified

NOTES:

1. Average output current is the average value within 100 ms.

2. A total IOL(peak) of P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14, and P15 must be 80 mA or less.

A total IOL(peak) of P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80 mA or less.

A total IOH(peak) of P0, P1, P2, and P11 must be -40 mA or less.

A total IOH(peak) of P8_6 to P8_7, P9, P10, P14, and P15 must be -40 mA or less.

A total IOH(peak) of P3, P4, P5, P12, and P13 must be -40 mA or less.

A total IOH(peak) of P6, P7, and P8_0 to P8_4 must be -40 mA or less.

3. P11 to P15 are provided in the 144-pin package only.

Table 5.5Electrical Characteristics (1/3)
(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32 MHz unless
otherwise specified)

Symbol		Parameter		Measurement	Sta	ndard	-	Unit
Gymbol		r arameter		Condition	Min.	Тур.	Max.	Onit
VOH	Output high "H" voltage	P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P11_0 to P11_4, P12_0 to P13_0 to P13_7 ⁽¹⁾	7, P5_0 to P5_7,	IOH = -5 mA	VCC2 - 2.0		VCC2	V
		P6_0 to P6_7, P7_2 to P7_ P8_6, P8_7, P9_0 to P9_7, P14_0 to P14_6, P15_0 to	P10_0 to P10_7,	IOH = -5 mA	VCC1 - 2.0		VCC1	
		P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P11_0 to P11_4, P12_0 to P13_0 to P13_7 ⁽¹⁾	7, P5_0 to P5_7,	IOH = -200 μA	VCC2 - 0.3		VCC2	V
		P6_0 to P6_7, P7_2 to P7_ P8_6, P8_7, P9_0 to P9_7, P14_0 to P14_6, P15_0 to	P10_0 to P10_7,	IOH = -200 μA	VCC1 - 0.3		VCC1	
		XOUT		IOH = -1 mA	3.0		VCC1	V
		XCOUT	Drive capability = high	No load applied		2.5		V
			Drive capability = low	No load applied		1.6		V
VOL	Output low "L" voltage	P3_0 to P3_7, P4_0 to P4_ P6_0 to P6_7, P7_0 to P7_ P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_4, P12_0 to	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1)				2.0	V
		P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P6_0 to P6_7, P7_0 to P7_ P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_4, P12_0 to P13_0 to P13_7, P14_0 to P15_0 to P15_7 ⁽¹⁾	IOL = 200 μA			0.45	V	
		XOUT		IOL = 1 mA			2.0	V
		XCOUT	Drive capability = high	No load applied		0		V
			Drive capability = low	No load applied		0		V
VT+ - VT-	Hysteresis	HOLD, RDY, TA0IN to TA2 TB0IN to TB5IN, INTO to IN CTS0 to CTS6, CLK0 to CI TA0OUT to TA4OUT, NMI, RXD0 to RXD6, SCL0 to S SDA0 to SDA4, INPC1_0 t ISCLK0 to ISCLK2, ISRXD IEIN, CAN0IN, CAN1IN, C	NT8, ADTRG, LK6, , KI0 to KI3, CL4, o INPC1_7, 0 to ISRXD2,		0.2		1.0	V
		RESET			0.2		1.8	V

NOTE:

1. P11 to P15 are provided in the 144-pin package only.

Table 5.6Electrical Characteristics (2/3)
(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32 MHz unless
otherwise specified)

Symbol	Parameter	Measurement	Standard			Unit	
Symbol		Falameter	Condition	Min.	Тур.	Max.	Unit
ШН	Input high "H" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7 ⁽¹⁾ , XIN, RESET, CNVSS, BYTE	VI = 5 V			5.0	μΑ
IIL	Input low "L" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7 ⁽¹⁾ , XIN, RESET, CNVSS, BYTE	VI = 0V			-5.0	μΑ
RPULLUP	Pull-up resistance	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7,P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7 ⁽¹⁾	VI = 0V	30	50	167	kΩ
RfXIN	Feedback resistance	XIN			1.5		MΩ
RfXCIN	Feedback resistance	XCIN			10		MΩ
VRAM	RAM data retention voltage	In stop mode		2.0			V

NOTE:

1. P11 to P15 are provided in the 144-pin package only.

Timing Requirements (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85° C unless otherwise specified)

Table 5.27 External Interrupt INTi Input (Edge Sensitive)

Symbol	Parameter		Standard		
Symbol	Falantelei	Min.	Max.	Unit	
tw(INH)	INTi input high ("H") pulse width	250		ns	
tw(INL)	INTi input low ("L") pulse width	250		ns	

i = 0 to $8^{(1)}$

NOTE:

1. INT6 to INT8 are provided in the 144-pin package only.

Switching Characteristics (VCC1 = VCC2 = 4.2 to 5.5 V. VSS = 0 V. Topr = -2

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 5.30	Memory Expansion Mode and Microprocessor Mode (when accessing external
	memory space with multiplexed bus)

Symphol	Parameter	Measurement	Standard		Unit
Symbol		Condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		-3		ns
th(RD-AD)	Address output hold time (RD standard) ⁽⁵⁾		(note 1)		ns
th(WR-AD)	Address output hold time (WR standard) ⁽⁵⁾		(note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select signal output hold time (RD standard) ⁽⁵⁾		(note 1)		ns
th(WR-CS)	Chip-select signal output hold time (WR standard) ⁽⁵⁾		(note 1)		ns
td(BCLK-RD)	RD signal output delay time			18	ns
th(BCLK-RD)	RD signal output hold time	See Figure 5.2	-5		ns
td(BCLK-WR)	WR signal output delay time			18	ns
th(BCLK-WR)	WR signal output hold time		-5		ns
td(DB-WR)	Data output delay time (WR standard)		(note 2)		ns
th(WR-DB)	Data output hold time (WR standard) ⁽⁵⁾		(note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)		-2		ns
td(AD-ALE)	ALE signal output delay time (address standard)		(note 3)		ns
th(ALE-AD)	ALE signal output hold time (address standard)		(note 4)		ns
tdz(RD-AD)	Address output float start time]		8	ns

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

$$th(RD-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(RD-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-DB) = \frac{10^9}{f(BCLK) \times 2} - 15 \text{ [ns]}$$
Values, which depend on BCLK frequent

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation. $td(DB-WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = (b \times 2) - 1)$

3. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

$$td(AD-ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = a)$$

4. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

th(ALE-AD) =
$$\frac{10^9 \times n}{f(BCLK) \times 2}$$
 - 20 [ns] (if external bus cycle is a ϕ + b ϕ , n = a)

5. tc [ns] is added when recovery cycle is inserted.





Figure 5.4 VCC1 = VCC2 = 5 V Timing Diagram (2/4)



VCC1 = VCC2 = 3.3 V


Symbol	Parameter		$\mathbf{M}_{\mathbf{r}}$	Standard			1.1
		Measurement Condition ⁽¹⁾		Min.	Тур.	Max.	Uni
ICC	Power	Flash memory	f(CPU) = 24 MHz		23	33	mA
	supply current	version	f(CPU) = 16 MHz		17		mA
	current		f(CPU) = 8 MHz		11		mA
			f(CPU) = f(Ring) In on-chip oscillator low-power consumption mode		2.6		mA
			f(CPU) = 32 kHz In low-power consumption mode While flash memory is operating		430		μA
			f(CPU) = 32 kHz In low-power consumption mode While flash memory is stopped ⁽²⁾		30		μA
	Mask ROM version		Wait mode: f(CPU) = f(Ring) After entering wait mode from on-chip oscillator low-power consumption mode		45		μA
			Stop mode (while clock is stopped)		0.8	5	μA
			Stop mode (while clock is stopped) Topr = 85°C			50	μA
			f(CPU) = 24 MHz		23	33	mA
			f(CPU) = 16 MHz		17		mA
			f(CPU) = 8 MHz		11		mA
			f(CPU) = f(Ring) In on-chip oscillator low-power consumption mode		1		mA
			f(CPU) = 32 kHz In low-power consumption mode		30		μΑ
			Wait mode: f(CPU) = f(Ring) After entering wait mode from on-chip oscillator low-power consumption mode		45		μΑ
			Stop mode (while clock is stopped)		0.8	5	μA
			Stop mode (while clock is stopped) Topr = 85°C			50	μA

Table 5.33Electrical Characteristics (3/3)
(VCC1 = VCC2 = 3.3 V, VSS = 0 V, Topr = 25°C)

NOTES:

1. In single-chip mode, leave the output pins open and connect the input pins to VSS.

2. Value is obtained when setting the FMSTP bit in the FMR0 register to 1 (flash memory stopped) and running the program on RAM.



REVISION HISTORY			M32C/87 Group Datasheet
Rev.	Date		Description
Nev.	Dale	Page	Summary
			Special Function Registers (SFRs) Table 4.20 A value of After Reset column in 03FFh modified

All trademarks and registered trademarks are the property of their respective owners. IEBus is a registered trademark of NEC Electronics Corporation.