



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                        |
| Core Processor             | M32C/80                                                                                                                                                                       |
| Core Size                  | 16/32-Bit                                                                                                                                                                     |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, IEBus, IrDA, SIO, UART/USART                                                                                                               |
| Peripherals                | DMA, POR, PWM, WDT                                                                                                                                                            |
| Number of I/O              | 85                                                                                                                                                                            |
| Program Memory Size        | 1MB (1M x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 4K x 8                                                                                                                                                                        |
| RAM Size                   | 48K x 8                                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 26x10b; D/A 2x8b                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 100-LQFP                                                                                                                                                                      |
| Supplier Device Package    | 100-LFQFP (14x14)                                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30879flagp-u3">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30879flagp-u3</a> |

**Table 1.3 Specifications (100-Pin Package) (1/2)**

| Item                           | Function                                 | Specification                                                                                                                                                                                                                                                                                                                                                                           |
|--------------------------------|------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CPU                            | Central processing unit                  | M32C/80 core (multiplier: 16 bits × 16 bits → 32 bits multiply-addition operation instructions: 16 × 16 + 48 → 48 bits)<br>• Basic instructions: 108<br>• Minimum instruction execution time:<br>31.3 ns (f(CPU) = 32 MHz, VCC1 = 4.2 to 5.5 V)<br>41.7 ns (f(CPU) = 24 MHz, VCC1 = 3.0 to 5.5 V)<br>• Operating mode: Single-chip mode, memory expansion mode, and microprocessor mode |
| Memory                         | ROM, RAM, data flash                     | See <b>Tables 1.5 to 1.7 Product List</b> .                                                                                                                                                                                                                                                                                                                                             |
| Power Supply Voltage Detection |                                          | Vdet3 detection function, Vdet4 detection function, cold start/warm start determination function                                                                                                                                                                                                                                                                                        |
| External Bus Expansion         | Bus/memory expansion function            | • Address space: 16 Mbytes<br>• External bus interface: 1 to 7 wait states can be inserted, 4 chip select outputs, 3 V and 5 V interfaces<br>• Bus format: Switchable between separate bus and multiplexed bus formats, switchable data bus width (8-bit or 16-bit)                                                                                                                     |
| Clock                          | Clock generation circuits                | • 4 circuits:<br>Main clock, sub clock, on-chip oscillator, PLL frequency synthesizer<br>• Oscillation stop detection:<br>Main clock oscillation stop detection function<br>• Frequency divider circuit:<br>Dividing ratio selectable among 1, 2, 3, 4, 6, 8, 10, 12, 14, 16<br>• Low power consumption features: Wait mode, stop mode                                                  |
| Interrupts                     |                                          | • Interrupt vectors: 70<br>• External interrupt inputs: 11 ( $\overline{\text{NMI}}$ , $\overline{\text{INT}} \times 6$ , key input × 4)<br>• Interrupt priority levels: 7                                                                                                                                                                                                              |
| Watchdog Timer                 |                                          | 15-bit × 1 channel (with prescaler)                                                                                                                                                                                                                                                                                                                                                     |
| DMA                            | DMAC                                     | • 4 channels, cycle steal method<br>• Trigger sources: 43<br>• Transfer modes: 2 (single transfer and repeat transfer)                                                                                                                                                                                                                                                                  |
|                                | DMACII                                   | • Can be activated by all peripheral function interrupt sources<br>• Transfer modes: 2 (single transfer and burst transfer)<br>• Immediate transfer, calculation transfer, and chain transfer functions                                                                                                                                                                                 |
| Timer                          | Timer A                                  | 16-bit timer × 5<br>Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode,<br>Event counter 2-phase pulse signal processing (2-phase encoder input) × 3                                                                                                                                                                                                |
|                                | Timer B                                  | 16-bit timer × 6<br>Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode                                                                                                                                                                                                                                                                         |
|                                | Timer function for 3-phase motor control | 3-phase inverter control × 1 (using timer A1, timer A2, timer A4, and timer B2)<br>On-chip dead time timer                                                                                                                                                                                                                                                                              |

## 1.2 Product List

Tables 1.5 to 1.7 list product information. Figure 1.1 shows product numbering system.

**Table 1.5 M32C/87 Group (1) (M32C/87: 2-channel CAN module) Current as of Jul. 2008**

| Part Number    | Package Code            | ROM Capacity                    | RAM Capacity | Remarks      |
|----------------|-------------------------|---------------------------------|--------------|--------------|
| M3087BFLGP     | PLQP0144KA-A (144P6Q-A) | 1 MB<br>+ 4 KB <sup>(1)</sup>   | 48 KB        | Flash memory |
| M30879FLFP     | PRQP0100JB-A (100P6S-A) |                                 |              |              |
| M30879FLGP     | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M3087BFGKP     | PLQP0144KA-A (144P6Q-A) | 768 KB<br>+ 4 KB <sup>(1)</sup> |              |              |
| M30879FKGP     | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M30878FJGP     | PLQP0144KA-A (144P6Q-A) | 512 KB<br>+ 4 KB <sup>(1)</sup> | 31 KB        |              |
| M30876FJGP     | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M30875FHGP     | PLQP0144KA-A (144P6Q-A) | 384 KB<br>+ 4 KB <sup>(1)</sup> | 24 KB        |              |
| M30873FHGP     | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M30878MJ-XXXGP | PLQP0144KA-A (144P6Q-A) | 512 KB                          | 31 KB        | Mask ROM     |
| M30876MJ-XXXFP | PRQP0100JB-A (100P6S-A) |                                 |              |              |
| M30876MJ-XXXGP | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M30875MH-XXXGP | PLQP0144KA-A (144P6Q-A) | 384 KB                          | 24 KB        |              |
| M30873MH-XXXGP | PLQP0100KB-A (100P6Q-A) |                                 |              |              |

NOTE:

1. Additional 4-Kbyte space is available for data flash memory.

**Table 1.6 M32C/87 Group (2) (M32C/87A: 1-channel CAN module) Current as of Jul. 2008**

| Part Number     | Package Code            | ROM Capacity                    | RAM Capacity | Remarks      |
|-----------------|-------------------------|---------------------------------|--------------|--------------|
| M3087BFLAGP     | PLQP0144KA-A (144P6Q-A) | 1 MB<br>+ 4 KB <sup>(1)</sup>   | 48 KB        | Flash memory |
| M30879FLAFP     | PRQP0100JB-A (100P6S-A) |                                 |              |              |
| M30879FLAGP     | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M3087BFKAGP     | PLQP0144KA-A (144P6Q-A) | 768 KB<br>+ 4 KB <sup>(1)</sup> |              |              |
| M30879FKAGP     | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M30878FJAGP     | PLQP0144KA-A (144P6Q-A) | 512 KB<br>+ 4 KB <sup>(1)</sup> | 31 KB        |              |
| M30876FJAGP     | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M30875FHAGP     | PLQP0144KA-A (144P6Q-A) | 384 KB<br>+ 4 KB <sup>(1)</sup> | 24 KB        |              |
| M30873FHAGP     | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M30878MJA-XXXGP | PLQP0144KA-A (144P6Q-A) | 512 KB                          | 31 KB        | Mask ROM     |
| M30876MJA-XXXFP | PRQP0100JB-A (100P6S-A) |                                 |              |              |
| M30876MJA-XXXGP | PLQP0100KB-A (100P6Q-A) |                                 |              |              |
| M30875MHA-XXXGP | PLQP0144KA-A (144P6Q-A) | 384 KB                          | 24 KB        |              |
| M30873MHA-XXXGP | PLQP0100KB-A (100P6Q-A) |                                 |              |              |

NOTE:

1. Additional 4-Kbyte space is available for data flash memory.

**Table 1.10 144-Pin Package List of Pin Names (3/4)**

| Pin No. | Control Pin | Port  | Interrupt Pin | Timer Pin | UART/CAN Pin | Intelligent I/O Pin        | Analog Pin | Bus Control Pin |
|---------|-------------|-------|---------------|-----------|--------------|----------------------------|------------|-----------------|
| 81      |             | P3_5  |               |           |              |                            |            | A13,[A13/D13]   |
| 82      |             | P3_4  |               |           |              |                            |            | A12,[A12/D12]   |
| 83      |             | P3_3  |               |           |              |                            |            | A11,[A11/D11]   |
| 84      |             | P3_2  |               |           |              |                            |            | A10,[A10/D10]   |
| 85      |             | P3_1  |               |           |              |                            |            | A9,[A9/D9]      |
| 86      |             | P12_4 |               |           |              |                            |            |                 |
| 87      |             | P12_3 |               |           | CTS6/RTS6    |                            |            |                 |
| 88      |             | P12_2 |               |           | RXD6         |                            |            |                 |
| 89      |             | P12_1 |               |           | CLK6         |                            |            |                 |
| 90      |             | P12_0 |               |           | TXD6         |                            |            |                 |
| 91      | VCC2        |       |               |           |              |                            |            |                 |
| 92      |             | P3_0  |               |           |              |                            |            | A8,[A8/D8]      |
| 93      | VSS         |       |               |           |              |                            |            |                 |
| 94      |             | P2_7  |               |           |              |                            | AN2_7      | A7,[A7/D7]      |
| 95      |             | P2_6  |               |           |              |                            | AN2_6      | A6,[A6/D6]      |
| 96      |             | P2_5  |               |           |              |                            | AN2_5      | A5,[A5/D5]      |
| 97      |             | P2_4  |               |           |              |                            | AN2_4      | A4,[A4/D4]      |
| 98      |             | P2_3  |               |           |              |                            | AN2_3      | A3,[A3/D3]      |
| 99      |             | P2_2  |               |           |              |                            | AN2_2      | A2,[A2/D2]      |
| 100     |             | P2_1  |               |           |              |                            | AN2_1      | A1,[A1/D1]      |
| 101     |             | P2_0  |               |           |              |                            | AN2_0      | A0,[A0/D0]      |
| 102     |             | P1_7  | INT5          |           |              |                            |            | D15             |
| 103     |             | P1_6  | INT4          |           |              |                            |            | D14             |
| 104     |             | P1_5  | INT3          |           |              |                            |            | D13             |
| 105     |             | P1_4  |               |           |              |                            |            | D12             |
| 106     |             | P1_3  |               |           |              |                            |            | D11             |
| 107     |             | P1_2  |               |           |              |                            |            | D10             |
| 108     |             | P1_1  |               |           |              |                            |            | D9              |
| 109     |             | P1_0  |               |           |              |                            |            | D8              |
| 110     |             | P0_7  |               |           |              |                            | AN0_7      | D7              |
| 111     |             | P0_6  |               |           |              |                            | AN0_6      | D6              |
| 112     |             | P0_5  |               |           |              |                            | AN0_5      | D5              |
| 113     |             | P0_4  |               |           |              |                            | AN0_4      | D4              |
| 114     |             | P11_4 |               |           |              |                            |            |                 |
| 115     |             | P11_3 |               |           |              | INPC1_3/OUTC1_3            |            |                 |
| 116     |             | P11_2 |               |           |              | INPC1_2/OUTC1_2/<br>ISRXD1 |            |                 |
| 117     |             | P11_1 |               |           |              | INPC1_1/OUTC1_1/<br>ISCLK1 |            |                 |
| 118     |             | P11_0 |               |           |              | INPC1_0/OUTC1_0/<br>ISTXD1 |            |                 |
| 119     |             | P0_3  |               |           |              |                            | AN0_3      | D3              |
| 120     |             | P0_2  |               |           |              |                            | AN0_2      | D2              |

**Table 1.12 100-Pin Package List of Pin Names (1/3)**

| Pin No. |     | Control Pin | Port | Interrupt Pin | Timer Pin                     | UART/CAN Pin <sup>(1)</sup> | Intelligent I/O Pin                      | Analog Pin | Bus Control Pin |
|---------|-----|-------------|------|---------------|-------------------------------|-----------------------------|------------------------------------------|------------|-----------------|
| FP      | GP  |             |      |               |                               |                             |                                          |            |                 |
| 1       | 99  |             | P9_6 |               |                               | TXD4/SDA4/SRXD4/<br>CAN1OUT |                                          | ANEX1      |                 |
| 2       | 100 |             | P9_5 |               |                               | CLK4/CAN1IN/<br>CAN1WU      |                                          | ANEX0      |                 |
| 3       | 1   |             | P9_4 |               | TB4IN                         | CTS4/RTS4/SS4               |                                          | DA1        |                 |
| 4       | 2   |             | P9_3 |               | TB3IN                         | CTS3/RTS3/SS3               |                                          | DA0        |                 |
| 5       | 3   |             | P9_2 |               | TB2IN                         | TXD3/SDA3/SRXD3             | OUTC2_0/IEOUT/ISTXD2                     |            |                 |
| 6       | 4   |             | P9_1 |               | TB1IN                         | RXD3/SCL3/STXD3             | IEIN/ISRXD2                              |            |                 |
| 7       | 5   |             | P9_0 |               | TB0IN                         | CLK3                        |                                          |            |                 |
| 8       | 6   | BYTE        |      |               |                               |                             |                                          |            |                 |
| 9       | 7   | CNVSS       |      |               |                               |                             |                                          |            |                 |
| 10      | 8   | XCIN        | P8_7 |               |                               |                             |                                          |            |                 |
| 11      | 9   | XCOU        | P8_6 |               |                               |                             |                                          |            |                 |
| 12      | 10  | RESET       |      |               |                               |                             |                                          |            |                 |
| 13      | 11  | XOUT        |      |               |                               |                             |                                          |            |                 |
| 14      | 12  | VSS         |      |               |                               |                             |                                          |            |                 |
| 15      | 13  | XIN         |      |               |                               |                             |                                          |            |                 |
| 16      | 14  | VCC1        |      |               |                               |                             |                                          |            |                 |
| 17      | 15  |             | P8_5 | NMI           |                               |                             |                                          |            |                 |
| 18      | 16  |             | P8_4 | INT2          |                               |                             |                                          |            |                 |
| 19      | 17  |             | P8_3 | INT1          |                               | CAN0IN/CAN1IN               |                                          |            |                 |
| 20      | 18  |             | P8_2 | INT0          |                               | CAN0OUT/CAN1OUT             |                                          |            |                 |
| 21      | 19  |             | P8_1 |               | TA4IN/ $\bar{U}$ /RTP2_3      | CTS5/RTS5                   | INPC1_5/OUTC1_5                          |            |                 |
| 22      | 20  |             | P8_0 |               | TA4OUT/ $\bar{U}$             | RXD5                        | ISRXD0                                   |            |                 |
| 23      | 21  |             | P7_7 |               | TA3IN/RTP2_2                  | CLK5/CAN0IN                 | INPC1_4/OUTC1_4/<br>ISCLK0               |            |                 |
| 24      | 22  |             | P7_6 |               | TA3OUT                        | TXD5/CAN0OUT                | INPC1_3/OUTC1_3/<br>ISTXD0               |            |                 |
| 25      | 23  |             | P7_5 |               | TA2IN/ $\bar{W}$ /RTP2_1      |                             | INPC1_2/OUTC1_2<br>ISRXD1                |            |                 |
| 26      | 24  |             | P7_4 |               | TA2OUT/ $\bar{W}$ /<br>RTP2_0 |                             | INPC1_1/OUTC1_1/<br>ISCLK1               |            |                 |
| 27      | 25  |             | P7_3 |               | TA1IN/ $\bar{V}$              | CTS2/RTS2/SS2               | INPC1_0/OUTC1_0/<br>ISTXD1               |            |                 |
| 28      | 26  |             | P7_2 |               | TA1OUT/ $\bar{V}$             | CLK2                        |                                          |            |                 |
| 29      | 27  |             | P7_1 |               | TA0IN/TB5IN/<br>RTP0_3        | RXD2/SCL2/STXD2             | INPC1_7/OUTC1_7/<br>OUTC2_2/ISRXD2/IEIN  |            |                 |
| 30      | 28  |             | P7_0 |               | TA0OUT/RTP0_2                 | TXD2/SDA2/SRXD2             | INPC1_6/OUTC1_6/<br>OUTC2_0/ISTXD2/IEOUT |            |                 |
| 31      | 29  |             | P6_7 |               |                               | TXD1/SDA1/SRXD1             |                                          |            |                 |
| 32      | 30  |             | P6_6 |               |                               | RXD1/SCL1/STXD1             |                                          |            |                 |
| 33      | 31  |             | P6_5 |               |                               | CLK1                        |                                          |            |                 |
| 34      | 32  |             | P6_4 |               |                               | CTS1/RTS1/SS1               | OUTC2_1/ISCLK2                           |            |                 |
| 35      | 33  |             | P6_3 |               |                               | TXD0/SDA0/SRXD0/<br>IrDAOUT |                                          |            |                 |
| 36      | 34  |             | P6_2 |               |                               | RXD0/SCL0/STXD0/<br>IrDAIN  |                                          |            |                 |
| 37      | 35  |             | P6_1 |               | RTP0_1                        | CLK0                        |                                          |            |                 |
| 38      | 36  |             | P6_0 |               | RTP0_0                        | CTS0/RTS0/SS0               |                                          |            |                 |
| 39      | 37  |             | P5_7 |               |                               |                             |                                          |            | $\bar{RDY}$     |
| 40      | 38  |             | P5_6 |               |                               |                             |                                          |            | ALE             |

NOTE:

1. The CAN pins cannot be used in M32C/87B. Only CAN0 pins can be used in M32C/87A.

**Table 1.14 100-Pin Package List of Pin Names (3/3)**

| Pin No. |    | Control Pin | Port  | Interrupt Pin | Timer Pin | UART/CAN Pin    | Intelligent I/O Pin | Analog Pin | Bus Control Pin |
|---------|----|-------------|-------|---------------|-----------|-----------------|---------------------|------------|-----------------|
| FP      | GP |             |       |               |           |                 |                     |            |                 |
| 73      | 71 |             | P1_7  | INT5          |           |                 |                     |            | D15             |
| 74      | 72 |             | P1_6  | INT4          |           |                 |                     |            | D14             |
| 75      | 73 |             | P1_5  | INT3          |           |                 |                     |            | D13             |
| 76      | 74 |             | P1_4  |               |           |                 |                     |            | D12             |
| 77      | 75 |             | P1_3  |               |           |                 |                     |            | D11             |
| 78      | 76 |             | P1_2  |               |           |                 |                     |            | D10             |
| 79      | 77 |             | P1_1  |               |           |                 |                     |            | D9              |
| 80      | 78 |             | P1_0  |               |           |                 |                     |            | D8              |
| 81      | 79 |             | P0_7  |               |           |                 |                     | AN0_7      | D7              |
| 82      | 80 |             | P0_6  |               |           |                 |                     | AN0_6      | D6              |
| 83      | 81 |             | P0_5  |               |           |                 |                     | AN0_5      | D5              |
| 84      | 82 |             | P0_4  |               |           |                 |                     | AN0_4      | D4              |
| 85      | 83 |             | P0_3  |               |           |                 |                     | AN0_3      | D3              |
| 86      | 84 |             | P0_2  |               |           |                 |                     | AN0_2      | D2              |
| 87      | 85 |             | P0_1  |               |           |                 |                     | AN0_1      | D1              |
| 88      | 86 |             | P0_0  |               |           |                 |                     | AN0_0      | D0              |
| 89      | 87 |             | P10_7 | KI3           | RTP3_3    |                 |                     | AN_7       |                 |
| 90      | 88 |             | P10_6 | KI2           | RTP3_2    |                 |                     | AN_6       |                 |
| 91      | 89 |             | P10_5 | KI1           | RTP3_1    |                 |                     | AN_5       |                 |
| 92      | 90 |             | P10_4 | KI0           | RTP3_0    |                 |                     | AN_4       |                 |
| 93      | 91 |             | P10_3 |               | RTP1_3    |                 |                     | AN_3       |                 |
| 94      | 92 |             | P10_2 |               | RTP1_2    |                 |                     | AN_2       |                 |
| 95      | 93 |             | P10_1 |               | RTP1_1    |                 |                     | AN_1       |                 |
| 96      | 94 | AVSS        |       |               |           |                 |                     |            |                 |
| 97      | 95 |             | P10_0 |               | RTP1_0    |                 |                     | AN_0       |                 |
| 98      | 96 | VREF        |       |               |           |                 |                     |            |                 |
| 99      | 97 | AVCC        |       |               |           |                 |                     |            |                 |
| 100     | 98 |             | P9_7  |               |           | RXD4/SCL4/STXD4 |                     | ADTRG      |                 |

## 1.5 Pin Functions

**Table 1.15 Pin Functions (100-Pin and 144-Pin Packages) (1/4)**


| Type                                 | Symbol                  | I/O Type | Supply Voltage | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|--------------------------------------|-------------------------|----------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power supply                         | VCC1,VCC2<br>VSS        | –        | –              | Apply 3.0 to 5.5 V to pins VCC1 and VCC2, and 0 V to the VSS pin. The input condition of $VCC1 \geq VCC2$ must be met.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Analog power supply input            | AVCC<br>AVSS            | –        | VCC1           | Power supply input pins to the A/D converter and D/A converter. Connect the AVCC pin to VCC1, and the AVSS pin to VSS.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Reset input                          | RESET                   | I        | VCC1           | The MCU is placed in the reset state while applying an "L" signal to the RESET pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| CNVSS                                | CNVSS                   | I        | VCC1           | This pin switches processor mode. Apply an "L" to the CNVSS pin to start up in single-chip mode, or an "H" to start up in microprocessor mode (mask ROM, flash memory version) and boot mode (flash memory version).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| External data bus width select input | BYTE                    | I        | VCC1           | This pin switches a data bus width in external memory space 3. A data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when it is held "H". Fix to either "L" or "H". Apply an "L" to the BYTE pin in single-chip mode.                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Bus control Pins                     | D0 to D7                | I/O      | VCC2           | Data (D0 to D7) input/output pins while accessing an external memory space with separate bus.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                                      | D8 to D15               | I/O      | VCC2           | Data (D8 to D15) input/output pins while accessing an external memory space with 16-bit separate bus.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                                      | A0 to A22               | O        | VCC2           | Address bits (A0 to A22) output pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                                      | A23                     | O        | VCC2           | Inverted address bit (A23) output pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|                                      | A0/D0 to A7/D7          | I/O      | VCC2           | Data (D0 to D7) input/output and 8 low-order address bits (A0 to A7) output are performed by time-sharing these pins while accessing an external memory space with multiplexed bus.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|                                      | A8/D8 to A15/D15        | I/O      | VCC2           | Data (D8 to D15) input/output and 8 middle-order address bits (A8 to A15) output are performed by time-sharing these pins while accessing an external memory space with 16-bit multiplexed bus.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|                                      | CS0 to CS3              | O        | VCC2           | Chip-select signal output pins used to specify external devices.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|                                      | WRL/WR<br>WRH/BHE<br>RD | O        | VCC2           | WRL, WRH, (WR, BHE) and RD signal output pins. WRL and WRH can be switched with WR and BHE by a program.<br>• WRL, WRH and RD are selected:<br>If external data bus is 16 bits wide, data is written to an even address in external memory space while an "L" is output from the WRL pin. Data is written to an odd address while an "L" is output from the WRH pin. Data is read while an "L" is output from the RD pin.<br>• WR, BHE and RD are selected:<br>Data is written while an "L" is output from the WR pin. Data is read while an "L" is output from the RD pin. Data in odd address is accessed while an "L" is output from the BHE pin. Select WR, BHE and RD when an external data bus is 8 bits wide. |
|                                      | ALE                     | O        | VCC2           | ALE signal is used for the external devices to latch address signals when the multiplexed bus is selected.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|                                      | HOLD                    | I        | VCC2           | The MCU is placed in a hold state while an "L" signal is applied to the HOLD pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                                      | HLDA                    | O        | VCC2           | The HLDA pin outputs an "L" while the MCU is placed in a hold state.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                      | RDY                     | I        | VCC2           | Bus is placed in a wait state while an "L" signal is applied to the RDY pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

I: Input O: Output I/O: Input and output

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers.

The register bank is comprised of eight registers (R0, R1, R2, R3, A0, A1, SB, and FB) out of 28 CPU registers. There are two sets of register banks.



**Figure 2.1 CPU Register**

### 2.1.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0 and enabled when it is set to 1. The I flag becomes 0 when an interrupt request is acknowledged.

### 2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0. USP is selected when the U flag is set to 1.

The U flag becomes 0 when a hardware interrupt request is acknowledged or the INT instruction specifying software interrupt numbers 0 to 31 is executed.

### 2.1.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority level than IPL, the interrupt is enabled.

### 2.1.8.10 Reserved Space

Only write 0 to bits assigned to the reserved space. When read, the bits return undefined values.

## 2.2 High-Speed Interrupt Registers

Registers associated with the high-speed interrupt are as follows:

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

## 2.3 DMAC-Associated Registers

Registers associated with the DMAC are as follows:

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA memory address reload register (DRA0, DRA1)
- DMA SFR address register (DSA0, DSA1)

**Table 4.3 SFR Address Map (3/20)**

| Address | Register                                                              | Symbol         | After Reset |
|---------|-----------------------------------------------------------------------|----------------|-------------|
| 0060h   |                                                                       |                |             |
| 0061h   |                                                                       |                |             |
| 0062h   |                                                                       |                |             |
| 0063h   |                                                                       |                |             |
| 0064h   |                                                                       |                |             |
| 0065h   |                                                                       |                |             |
| 0066h   |                                                                       |                |             |
| 0067h   |                                                                       |                |             |
| 0068h   | DMA0 Interrupt Control Register                                       | DM0IC          | XXXX X000b  |
| 0069h   | Timer B5 Interrupt Control Register                                   | TB5IC          | XXXX X000b  |
| 006Ah   | DMA2 Interrupt Control Register                                       | DM2IC          | XXXX X000b  |
| 006Bh   | UART2 Receive/ACK Interrupt Control Register                          | S2RIC          | XXXX X000b  |
| 006Ch   | Timer A0 Interrupt Control Register                                   | TA0IC          | XXXX X000b  |
| 006Dh   | UART3 Receive/ACK Interrupt Control Register                          | S3RIC          | XXXX X000b  |
| 006Eh   | Timer A2 Interrupt Control Register                                   | TA2IC          | XXXX X000b  |
| 006Fh   | UART4 Receive/ACK Interrupt Control Register                          | S4RIC          | XXXX X000b  |
| 0070h   | Timer A4 Interrupt Control Register                                   | TA4IC          | XXXX X000b  |
| 0071h   | UART0/UART3 Bus Conflict Detection Interrupt Control Register         | BCN0IC/BCN3IC  | XXXX X000b  |
| 0072h   | UART0 Receive/ACK Interrupt Control Register                          | S0RIC          | XXXX X000b  |
| 0073h   | A/D0 Conversion Interrupt Control Register                            | AD0IC          | XXXX X000b  |
| 0074h   | UART1 Receive/ACK Interrupt Control Register                          | S1RIC          | XXXX X000b  |
| 0075h   | I/O Interrupt Control Register 0 / CAN1 interrupt Control Register 0  | IIO0IC/CAN3IC  | XXXX X000b  |
| 0076h   | Timer B1 Interrupt Control Register                                   | TB1IC          | XXXX X000b  |
| 0077h   | I/O Interrupt Control Register 2                                      | IIO2IC         | XXXX X000b  |
| 0078h   | Timer B3 Interrupt Control Register                                   | TB3IC          | XXXX X000b  |
| 0079h   | I/O Interrupt Control Register 4                                      | IIO4IC         | XXXX X000b  |
| 007Ah   | INT5 Interrupt Control Register                                       | INT5IC         | XX00 X000b  |
| 007Bh   | I/O Interrupt Control Register 6                                      | IIO6IC         | XXXX X000b  |
| 007Ch   | INT3 Interrupt Control Register                                       | INT3IC         | XX00 X000b  |
| 007Dh   | I/O Interrupt Control Register 8                                      | IIO8IC         | XXXX X000b  |
| 007Eh   | INT1 Interrupt Control Register                                       | INT1IC         | XX00 X000b  |
| 007Fh   | I/O Interrupt Control Register 10 / CAN0 Interrupt Control Register 1 | IIO10IC/CAN1IC | XXXX X000b  |
| 0080h   |                                                                       |                |             |
| 0081h   | I/O Interrupt Control Register 11 / CAN0 Interrupt Control Register 2 | IIO11IC/CAN2IC | XXXX X000b  |
| 0082h   |                                                                       |                |             |
| 0083h   |                                                                       |                |             |
| 0084h   |                                                                       |                |             |
| 0085h   |                                                                       |                |             |
| 0086h   |                                                                       |                |             |
| 0087h   |                                                                       |                |             |
| 0088h   | DMA1 Interrupt Control Register                                       | DM1IC          | XXXX X000b  |
| 0089h   | UART2 Transmit/NACK Interrupt Control Register                        | S2TIC          | XXXX X000b  |
| 008Ah   | DMA3 Interrupt Control Register                                       | DM3IC          | XXXX X000b  |
| 008Bh   | UART3 Transmit/NACK Interrupt Control Register                        | S3TIC          | XXXX X000b  |
| 008Ch   | Timer A1 Interrupt Control Register                                   | TA1IC          | XXXX X000b  |
| 008Dh   | UART4 Transmit/NACK Interrupt Control Register                        | S4TIC          | XXXX X000b  |
| 008Eh   | Timer A3 Interrupt Control Register                                   | TA3IC          | XXXX X000b  |
| 008Fh   | UART2 Bus Conflict Detection Interrupt Control Register               | BCN2IC         | XXXX X000b  |

X: Undefined

Blank spaces are all reserved. No access is allowed.

**Table 4.7 SFR Address Map (7/20)**

| Address              | Register                                                   | Symbol  | After Reset |
|----------------------|------------------------------------------------------------|---------|-------------|
| 0150h                | Group 2 Waveform Generation Control Register 0             | G2POCR0 | 00h         |
| 0151h                | Group 2 Waveform Generation Control Register 1             | G2POCR1 | 00h         |
| 0152h                | Group 2 Waveform Generation Control Register 2             | G2POCR2 | 00h         |
| 0153h                | Group 2 Waveform Generation Control Register 3             | G2POCR3 | 00h         |
| 0154h                | Group 2 Waveform Generation Control Register 4             | G2POCR4 | 00h         |
| 0155h                | Group 2 Waveform Generation Control Register 5             | G2POCR5 | 00h         |
| 0156h                | Group 2 Waveform Generation Control Register 6             | G2POCR6 | 00h         |
| 0157h                | Group 2 Waveform Generation Control Register 7             | G2POCR7 | 00h         |
| 0158h                |                                                            |         |             |
| 0159h                |                                                            |         |             |
| 015Ah                |                                                            |         |             |
| 015Bh                |                                                            |         |             |
| 015Ch                |                                                            |         |             |
| 015Dh                |                                                            |         |             |
| 015Eh                |                                                            |         |             |
| 015Fh                |                                                            |         |             |
| 0160h                | Group 2 Base Timer Register                                | G2BT    | XXXXh       |
| 0161h                |                                                            |         |             |
| 0162h                | Group 2 Base Timer Control Register 0                      | G2BCR0  | 00h         |
| 0163h                | Group 2 Base Timer Control Register 1                      | G2BCR1  | 00h         |
| 0164h                | Base Timer Start Register                                  | BTSR    | XXXX 0000b  |
| 0165h                |                                                            |         |             |
| 0166h                | Group 2 Function Enable Register                           | G2FE    | 00h         |
| 0167h                | Group 2 RTP Output Buffer Register                         | G2RTP   | 00h         |
| 0168h                |                                                            |         |             |
| 0169h                |                                                            |         |             |
| 016Ah                | Group 2 SI/O Communication Mode Register                   | G2MR    | 00XX X000b  |
| 016Bh                | Group 2 SI/O Communication Control Register                | G2CR    | 0000 X000b  |
| 016Ch                | Group 2 SI/O Transmit Buffer Register                      | G2TB    | XXXXh       |
| 016Dh                |                                                            |         |             |
| 016Eh                | Group 2 SI/O Receive Buffer Register                       | G2RB    | XXXXh       |
| 016Fh                |                                                            |         |             |
| 0170h                | Group 2 IEBus Address Register                             | IEAR    | XXXXh       |
| 0171h                |                                                            |         |             |
| 0172h                | Group 2 IEBus Control Register                             | IECR    | 00XX X000b  |
| 0173h                | Group 2 IEBus Transmit Interrupt Source Detection Register | IETIF   | XXX0 0000b  |
| 0174h                | Group 2 IEBus Receive Interrupt Source Detection Register  | IERIF   | XXX0 0000b  |
| 0175h                |                                                            |         |             |
| 0176h                |                                                            |         |             |
| 0177h                | Input Function Select Register B                           | IPSB    | 00h         |
| 0178h                | Input Function Select Register                             | IPS     | 00h         |
| 0179h                | Input Function Select Register A                           | IPSA    | 00h         |
| 017Ah                |                                                            |         |             |
| 017Bh                |                                                            |         |             |
| 017Ch                |                                                            |         |             |
| 017Dh<br>to<br>01BFh |                                                            |         |             |

X: Undefined

Blank spaces are all reserved. No access is allowed.

**Table 4.10 SFR Address Map (10/20)**

| Address              | Register <sup>(3)(4)</sup>                                                         | Symbol                | After Reset                                                    |
|----------------------|------------------------------------------------------------------------------------|-----------------------|----------------------------------------------------------------|
| 0220h                | CAN0 Single Shot Control Register                                                  | C0SCTLR               | 0000h <sup>(1)(2)</sup>                                        |
| 0221h                |                                                                                    |                       |                                                                |
| 0222h                |                                                                                    |                       |                                                                |
| 0223h                |                                                                                    |                       |                                                                |
| 0224h                | CAN0 Single Shot Status Register                                                   | C0SSSTR               | 0000h <sup>(1)(2)</sup>                                        |
| 0225h                |                                                                                    |                       |                                                                |
| 0226h                |                                                                                    |                       |                                                                |
| 0227h                |                                                                                    |                       |                                                                |
| 0228h                | CAN0 Global Mask Register Standard ID0                                             | C0GMR0                | XXX0 0000b <sup>(1)(2)</sup>                                   |
| 0229h                | CAN0 Global Mask Register Standard ID1                                             | C0GMR1                | XX00 0000b <sup>(1)(2)</sup>                                   |
| 022Ah                | CAN0 Global Mask Register Extended ID0                                             | C0GMR2                | XXXX 0000b <sup>(1)(2)</sup>                                   |
| 022Bh                | CAN0 Global Mask Register Extended ID1                                             | C0GMR3                | 00h <sup>(1)(2)</sup>                                          |
| 022Ch                | CAN0 Global Mask Register Extended ID2                                             | C0GMR4                | XX00 0000b <sup>(1)(2)</sup>                                   |
| 022Dh                |                                                                                    |                       |                                                                |
| 022Eh                |                                                                                    |                       |                                                                |
| 022Fh                |                                                                                    |                       |                                                                |
| 0230h                | CAN0 Message Slot 0 Control Register /<br>CAN0 Local Mask Register A Standard ID0  | C0MCTL0 /<br>C0LMAR0  | 0000 0000b <sup>(1)(2)</sup> /<br>XXX0 0000b <sup>(1)(2)</sup> |
| 0231h                | CAN0 Message Slot 1 Control Register /<br>CAN0 Local Mask Register A Standard ID1  | C0MCTL1 /<br>C0LMAR1  | 0000 0000b <sup>(1)(2)</sup> /<br>XX00 0000b <sup>(1)(2)</sup> |
| 0232h                | CAN0 Message Slot 2 Control Register /<br>CAN0 Local Mask Register A Extended ID0  | C0MCTL2 /<br>C0LMAR2  | 0000 0000b <sup>(1)(2)</sup> /<br>XXXX 0000b <sup>(1)(2)</sup> |
| 0233h                | CAN0 Message Slot 3 Control Register /<br>CAN0 Local Mask Register A Extended ID1  | C0MCTL3 /<br>C0LMAR3  | 00h <sup>(1)(2)</sup> /<br>00h <sup>(1)(2)</sup>               |
| 0234h                | CAN0 Message Slot 4 Control Register /<br>CAN0 Local Mask Register A Extended ID2  | C0MCTL4 /<br>C0LMAR4  | 0000 0000b <sup>(1)(2)</sup> /<br>XX00 0000b <sup>(1)(2)</sup> |
| 0235h                | CAN0 Message Slot 5 Control Register                                               | C0MCTL5               | 00h <sup>(1)(2)</sup>                                          |
| 0236h                | CAN0 Message Slot 6 Control Register                                               | C0MCTL6               | 00h <sup>(1)(2)</sup>                                          |
| 0237h                | CAN0 Message Slot 7 Control Register                                               | C0MCTL7               | 00h <sup>(1)(2)</sup>                                          |
| 0238h                | CAN0 Message Slot 8 Control Register /<br>CAN0 Local Mask Register B Standard ID0  | C0MCTL8 /<br>C0LMBR0  | 0000 0000b <sup>(1)(2)</sup> /<br>XXX0 0000b <sup>(1)(2)</sup> |
| 0239h                | CAN0 Message Slot 9 Control Register /<br>CAN0 Local Mask Register B Standard ID1  | C0MCTL9 /<br>C0LMBR1  | 0000 0000b <sup>(1)(2)</sup> /<br>XX00 0000b <sup>(1)(2)</sup> |
| 023Ah                | CAN0 Message Slot 10 Control Register /<br>CAN0 Local Mask Register B Extended ID0 | C0MCTL10 /<br>C0LMBR2 | 0000 0000b <sup>(1)(2)</sup> /<br>XXXX 0000b <sup>(1)(2)</sup> |
| 023Bh                | CAN0 Message Slot 11 Control Register /<br>CAN0 Local Mask Register B Extended ID1 | C0MCTL11 /<br>C0LMBR3 | 00h <sup>(1)(2)</sup> /<br>00h <sup>(1)(2)</sup>               |
| 023Ch                | CAN0 Message Slot 12 Control Register /<br>CAN0 Local Mask Register B Extended ID2 | C0MCTL12 /<br>C0LMBR4 | 0000 0000b <sup>(1)(2)</sup> /<br>XX00 0000b <sup>(1)(2)</sup> |
| 023Dh                | CAN0 Message Slot 13 Control Register                                              | C0MCTL13              | 00h <sup>(1)(2)</sup>                                          |
| 023Eh                | CAN0 Message Slot 14 Control Register                                              | C0MCTL14              | 00h <sup>(1)(2)</sup>                                          |
| 023Fh                | CAN0 Message Slot 15 Control Register                                              | C0MCTL15              | 00h <sup>(1)(2)</sup>                                          |
| 0240h                | CAN0 Slot Buffer Select Register                                                   | C0SBS                 | 00h <sup>(2)</sup>                                             |
| 0241h                | CAN0 Control Register 1                                                            | C0CTLR1               | X000 00XXb <sup>(2)</sup>                                      |
| 0242h                | CAN0 Sleep Control Register                                                        | C0SLPR                | XXXX XXX0b                                                     |
| 0243h                |                                                                                    |                       |                                                                |
| 0244h                | CAN0 Acceptance Filter Support Register                                            | C0AFS                 | 0000 0000b <sup>(2)</sup><br>0000 0001b <sup>(2)</sup>         |
| 0245h                |                                                                                    |                       |                                                                |
| 0246h                |                                                                                    |                       |                                                                |
| 0247h                |                                                                                    |                       |                                                                |
| 0248h                |                                                                                    |                       |                                                                |
| 0249h                |                                                                                    |                       |                                                                |
| 024Ah<br>to<br>024Fh |                                                                                    |                       |                                                                |

X: Undefined

Blank spaces are all reserved. No access is allowed.

## NOTES:

1. The BANKSEL bit in the C0CTLR1 register can switch functions for addresses 0220h to 023Fh.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.
3. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
4. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.

**Table 4.14 SFR Address Map (14/20)**

| Address | Register                                  | Symbol     | After Reset |
|---------|-------------------------------------------|------------|-------------|
| 02C0h   | X0 Register, Y0 Register                  | X0R, Y0R   | XXXXh       |
| 02C1h   |                                           |            |             |
| 02C2h   | X1 Register, Y1 Register                  | X1R, Y1R   | XXXXh       |
| 02C3h   |                                           |            |             |
| 02C4h   | X2 Register, Y2 Register                  | X2R, Y2R   | XXXXh       |
| 02C5h   |                                           |            |             |
| 02C6h   | X3 Register, Y3 Register                  | X3R, Y3R   | XXXXh       |
| 02C7h   |                                           |            |             |
| 02C8h   | X4 Register, Y4 Register                  | X4R, Y4R   | XXXXh       |
| 02C9h   |                                           |            |             |
| 02CAh   | X5 Register, Y5 Register                  | X5R, Y5R   | XXXXh       |
| 02CBh   |                                           |            |             |
| 02CCh   | X6 Register, Y6 Register                  | X6R, Y6R   | XXXXh       |
| 02CDh   |                                           |            |             |
| 02CEh   | X7 Register, Y7 Register                  | X7R, Y7R   | XXXXh       |
| 02CFh   |                                           |            |             |
| 02D0h   | X8 Register, Y8 Register                  | X8R, Y8R   | XXXXh       |
| 02D1h   |                                           |            |             |
| 02D2h   | X9 Register, Y9 Register                  | X9R, Y9R   | XXXXh       |
| 02D3h   |                                           |            |             |
| 02D4h   | X10 Register, Y10 Register                | X10R, Y10R | XXXXh       |
| 02D5h   |                                           |            |             |
| 02D6h   | X11 Register, Y11 Register                | X11R, Y11R | XXXXh       |
| 02D7h   |                                           |            |             |
| 02D8h   | X12 Register, Y12 Register                | X12R, Y12R | XXXXh       |
| 02D9h   |                                           |            |             |
| 02DAh   | X13 Register, Y13 Register                | X13R, Y13R | XXXXh       |
| 02DBh   |                                           |            |             |
| 02DCh   | X14 Register, Y14 Register                | X14R, Y14R | XXXXh       |
| 02DDh   |                                           |            |             |
| 02DEh   | X15 Register, Y15 Register                | X15R, Y15R | XXXXh       |
| 02DFh   |                                           |            |             |
| 02E0h   | X/Y Control Register                      | XYC        | XXXX XX00b  |
| 02E1h   |                                           |            |             |
| 02E2h   |                                           |            |             |
| 02E3h   |                                           |            |             |
| 02E4h   | UART1 Special Mode Register 4             | U1SMR4     | 00h         |
| 02E5h   | UART1 Special Mode Register 3             | U1SMR3     | 00h         |
| 02E6h   | UART1 Special Mode Register 2             | U1SMR2     | 00h         |
| 02E7h   | UART1 Special Mode Register               | U1SMR      | 00h         |
| 02E8h   | UART1 Transmit/Receive Mode Register      | U1MR       | 00h         |
| 02E9h   | UART1 Baud Rate Register                  | U1BRG      | XXh         |
| 02EAh   | UART1 Transmit Buffer Register            | U1TB       | XXXXh       |
| 02EBh   |                                           |            |             |
| 02ECh   | UART1 Transmit/Receive Control Register 0 | U1C0       | 0000 1000b  |
| 02EDh   | UART1 Transmit/Receive Control Register 1 | U1C1       | 0000 0010b  |
| 02EEh   | UART1 Receive Buffer Register             | U1RB       | XXXXh       |
| 02EFh   |                                           |            |             |

X: Undefined

Blank spaces are all reserved. No access is allowed.

## 5. Electrical Characteristics

**Table 5.1 Absolute Maximum Ratings**

| Symbol     | Parameter                     |                                                                                                                                                       | Condition           | Value                                  | Unit |
|------------|-------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|----------------------------------------|------|
| VCC1, VCC2 | Supply voltage                |                                                                                                                                                       | VCC1 = AVCC         | -0.3 to 6.0                            | V    |
| VCC2       | Supply voltage                |                                                                                                                                                       | –                   | -0.3 to VCC1 + 0.1                     | V    |
| AVCC       | Analog supply voltage         |                                                                                                                                                       | VCC1 = AVCC         | -0.3 to 6.0                            | V    |
| VI         | Input voltage                 | RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7 <sup>(1)</sup> , VREF, XIN |                     | -0.3 to VCC1 + 0.3                     | V    |
|            |                               | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7 <sup>(1)</sup>     |                     | -0.3 to VCC2 + 0.3                     |      |
|            |                               | P7_0, P7_1                                                                                                                                            |                     | -0.3 to 6.0                            |      |
| VO         | Output voltage                | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7 <sup>(1)</sup> , XOUT              |                     | -0.3 to VCC1 + 0.3                     | V    |
|            |                               | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7 <sup>(1)</sup>     |                     | -0.3 to VCC2 + 0.3                     |      |
|            |                               | P7_0, P7_1                                                                                                                                            |                     | -0.3 to 6.0                            |      |
| Pd         | Power consumption             |                                                                                                                                                       | -40°C ≤ Topr ≤ 85°C | 500                                    | mW   |
| Topr       | Operating ambient temperature | during CPU operation                                                                                                                                  |                     | -20 to 85/<br>-40 to 85 <sup>(2)</sup> | °C   |
|            |                               | during programming or erasing Flash memory                                                                                                            |                     | 0 to 60                                | °C   |
| Tstg       | Storage temperature           |                                                                                                                                                       |                     | -65 to 150                             | °C   |

**NOTES:**

1. P11 to P15 are provided in the 144-pin package only.
2. Contact a Renesas sales office if temperature range of -40 to 85°C is required.

$$VCC1 = VCC2 = 5V$$

**Table 5.7 Electrical Characteristics (3/3)**  
**(VCC1 = VCC2 = 5.5 V, VSS = 0 V, Topr = 25°C)**

| Symbol | Parameter            | Measurement Condition <sup>(1)</sup> |                                                                                                               | Standard |      |      | Unit |
|--------|----------------------|--------------------------------------|---------------------------------------------------------------------------------------------------------------|----------|------|------|------|
|        |                      |                                      |                                                                                                               | Min.     | Typ. | Max. |      |
| ICC    | Power supply current | Flash memory version                 | f(CPU) = 32 MHz                                                                                               |          | 32   | 45   | mA   |
|        |                      |                                      | f(CPU) = 16 MHz                                                                                               |          | 19   |      | mA   |
|        |                      |                                      | f(CPU) = 8 MHz                                                                                                |          | 12   |      | mA   |
|        |                      |                                      | f(CPU) = f(Ring)<br>In on-chip oscillator low-power consumption mode                                          |          | 2.6  |      | mA   |
|        |                      |                                      | f(CPU) = 32 kHz<br>In low-power consumption mode<br>While flash memory is operating                           |          | 430  |      | μA   |
|        |                      |                                      | f(CPU) = 32 kHz<br>In low-power consumption mode<br>While flash memory is stopped <sup>(2)</sup>              |          | 30   |      | μA   |
|        |                      |                                      | Wait mode: f(CPU) = f(Ring)<br>After entering wait mode from on-chip oscillator<br>low-power consumption mode |          | 50   |      | μA   |
|        |                      |                                      | Stop mode (while clock is stopped)                                                                            |          | 0.8  | 5    | μA   |
|        |                      |                                      | Stop mode (while clock is stopped) Topr = 85°C                                                                |          |      | 50   | μA   |
|        |                      | Mask ROM version                     | f(CPU) = 32 MHz                                                                                               |          | 32   | 45   | mA   |
|        |                      |                                      | f(CPU) = 16 MHz                                                                                               |          | 19   |      | mA   |
|        |                      |                                      | f(CPU) = 8 MHz                                                                                                |          | 12   |      | mA   |
|        |                      |                                      | f(CPU) = f(Ring)<br>In on-chip oscillator low-power consumption mode                                          |          | 1    |      | mA   |
|        |                      |                                      | f(CPU) = 32 kHz<br>In low-power consumption mode                                                              |          | 30   |      | μA   |
|        |                      |                                      | Wait mode: f(CPU) = f(Ring)<br>After entering wait mode from on-chip oscillator<br>low-power consumption mode |          | 50   |      | μA   |
|        |                      |                                      | Stop mode (while clock is stopped)                                                                            |          | 0.8  | 5    | μA   |
|        |                      |                                      | Stop mode (while clock is stopped) Topr = 85°C                                                                |          |      | 50   | μA   |

## NOTES:

1. In single-chip mode, leave the output pins open and connect the input pins to VSS.
2. Value is obtained when setting the FMSTP bit in the FMR0 register to 1 (flash memory stopped) and running the program on RAM.

$$VCC1 = VCC2 = 5V$$

**Table 5.10 Flash Memory Electrical Characteristics (VCC1 = 4.5 V to 5.5 V, 3.0 to 3.6 V,  
Topr = 0 to 60°C unless otherwise specified)**

| Symbol | Parameter                                               | Measurement Condition | Standard |      |      | Unit  |
|--------|---------------------------------------------------------|-----------------------|----------|------|------|-------|
|        |                                                         |                       | Min.     | Typ. | Max. |       |
| –      | Erase and program endurance <sup>(1)</sup>              |                       | 100      |      |      | times |
| –      | Word program time (16 bits) (VCC1 = 5.0 V, Topr = 25°C) |                       |          | 25   | 300  | μs    |
| –      | Lock bit program time                                   |                       |          | 25   | 300  | μs    |
| –      | Block erase time<br>(VCC1 = 5.0 V, Topr = 25°C)         | 4-Kbyte block         |          | 0.3  | 4    | s     |
|        |                                                         | 8-Kbyte block         |          | 0.3  | 4    | s     |
|        |                                                         | 32-Kbyte block        |          | 0.5  | 4    | s     |
|        |                                                         | 64-Kbyte block        |          | 0.8  | 4    | s     |
| tps    | Wait time to stabilize flash memory circuit             |                       |          |      | 15   | μs    |
| –      | Data hold time (Topr = -40 to 85°C)                     |                       | 10       |      |      | years |

**NOTE:**

1. If erase and program endurance is n times (n = 100), each block can be erased n times. For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one erase and program time. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited)

$$VCC1 = VCC2 = 3.3 \text{ V}$$

**Table 5.31 Electrical Characteristics (1/3)**

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU) = 24 MHz unless otherwise specified)

| Symbol    | Parameter               |                                                                                                                                                                                                                                                                       | Measurement Condition | Standard   |      |      | Unit |
|-----------|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|------------|------|------|------|
|           |                         |                                                                                                                                                                                                                                                                       |                       | Min.       | Typ. | Max. |      |
| VOH       | Output high "H" voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7 <sup>(1)</sup>                                                                                                                     | IOH = -1 mA           | VCC2 - 0.6 |      | VCC2 | V    |
|           |                         | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7 <sup>(1)</sup>                                                                                                                                     |                       | VCC1 - 0.6 |      | VCC1 |      |
|           |                         | XOUT                                                                                                                                                                                                                                                                  | IOH = -0.1 mA         | 2.7        |      | VCC1 | V    |
|           |                         | XCOUT                                                                                                                                                                                                                                                                 | No load applied       |            | 2.5  |      | V    |
|           |                         |                                                                                                                                                                                                                                                                       | No load applied       |            | 1.6  |      | V    |
| VOL       | Output low "L" voltage  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7 <sup>(1)</sup> | IOL = 1 mA            |            |      | 0.5  | V    |
|           |                         | XOUT                                                                                                                                                                                                                                                                  | IOL = 0.1 mA          |            |      | 0.5  | V    |
|           |                         | XCOUT                                                                                                                                                                                                                                                                 | No load applied       |            | 0    |      | V    |
|           |                         |                                                                                                                                                                                                                                                                       | No load applied       |            | 0    |      | V    |
| VT+ - VT- | Hysteresis              | HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT8, ADTRG, CTS0 to CTS6, CLK0 to CLK6, TA0OUT to TA4OUT, NMI, KI0 to KI3, RXD0 to RXD6, SCL0 to SCL4, SDA0 to SDA4, INPC1_0 to INPC1_7, ISCLK0 to ISCLK2, ISRXD0 to ISRXD2, IEIN, CAN0IN, CAN1IN, CAN1WU         |                       | 0.2        |      | 1.0  | V    |
|           |                         | RESET                                                                                                                                                                                                                                                                 |                       | 0.2        |      | 1.8  | V    |

NOTE:

1. P11 to P15 are provided in the 144-pin package only.


$$VCC1 = VCC2 = 3.3 \text{ V}$$

**Table 5.33 Electrical Characteristics (3/3)**  
**(VCC1 = VCC2 = 3.3 V, VSS = 0 V, Topr = 25°C)**

| Symbol | Parameter            | Measurement Condition <sup>(1)</sup> | Standard                                                                                                      |      |      | Unit |
|--------|----------------------|--------------------------------------|---------------------------------------------------------------------------------------------------------------|------|------|------|
|        |                      |                                      | Min.                                                                                                          | Typ. | Max. |      |
| ICC    | Power supply current | Flash memory version                 | f(CPU) = 24 MHz                                                                                               | 23   | 33   | mA   |
|        |                      |                                      | f(CPU) = 16 MHz                                                                                               | 17   |      | mA   |
|        |                      |                                      | f(CPU) = 8 MHz                                                                                                | 11   |      | mA   |
|        |                      |                                      | f(CPU) = f(Ring)<br>In on-chip oscillator low-power consumption mode                                          | 2.6  |      | mA   |
|        |                      |                                      | f(CPU) = 32 kHz<br>In low-power consumption mode<br>While flash memory is operating                           | 430  |      | μA   |
|        |                      |                                      | f(CPU) = 32 kHz<br>In low-power consumption mode<br>While flash memory is stopped <sup>(2)</sup>              | 30   |      | μA   |
|        |                      |                                      | Wait mode: f(CPU) = f(Ring)<br>After entering wait mode from on-chip oscillator<br>low-power consumption mode | 45   |      | μA   |
|        |                      |                                      | Stop mode (while clock is stopped)                                                                            | 0.8  | 5    | μA   |
|        |                      |                                      | Stop mode (while clock is stopped) Topr = 85°C                                                                |      | 50   | μA   |
|        |                      | Mask ROM version                     | f(CPU) = 24 MHz                                                                                               | 23   | 33   | mA   |
|        |                      |                                      | f(CPU) = 16 MHz                                                                                               | 17   |      | mA   |
|        |                      |                                      | f(CPU) = 8 MHz                                                                                                | 11   |      | mA   |
|        |                      |                                      | f(CPU) = f(Ring)<br>In on-chip oscillator low-power consumption mode                                          | 1    |      | mA   |
|        |                      |                                      | f(CPU) = 32 kHz<br>In low-power consumption mode                                                              | 30   |      | μA   |
|        |                      |                                      | Wait mode: f(CPU) = f(Ring)<br>After entering wait mode from on-chip oscillator<br>low-power consumption mode | 45   |      | μA   |
|        |                      |                                      | Stop mode (while clock is stopped)                                                                            | 0.8  | 5    | μA   |
|        |                      |                                      | Stop mode (while clock is stopped) Topr = 85°C                                                                |      | 50   | μA   |

## NOTES:

1. In single-chip mode, leave the output pins open and connect the input pins to VSS.
2. Value is obtained when setting the FMSTP bit in the FMR0 register to 1 (flash memory stopped) and running the program on RAM.



| REVISION HISTORY |      | M32C/87 Group Datasheet |                                                                                                                 |
|------------------|------|-------------------------|-----------------------------------------------------------------------------------------------------------------|
| Rev.             | Date | Description             |                                                                                                                 |
|                  |      | Page                    | Summary                                                                                                         |
|                  |      | 46                      | <b>Special Function Registers (SFRs)</b><br>• <b>Table 4.20</b> A value of After Reset column in 03FFh modified |

All trademarks and registered trademarks are the property of their respective owners.  
 IEBus is a registered trademark of NEC Electronics Corporation.

Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guarantees regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



**RENESAS SALES OFFICES**

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

**Renesas Technology America, Inc.**  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

**Renesas Technology Hong Kong Ltd.**  
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.**  
10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

**Renesas Technology Singapore Pte. Ltd.**  
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**  
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

**Renesas Technology Malaysia Sdn. Bhd**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510