



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Not For New Designs |
| Core Processor | M32C/80 |
| Core Size | 16/32-BIT |
| Speed | 32MHz |
| Connectivity | EBI/EMI, I ² C, IEBus, IrDA, SIO, UART/USART |
| Peripherals | DMA, POR, PWM, WDT |
| Number of I/O | 121 |
| Program Memory Size | 1MB (1M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 48K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 34x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-LFQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/m3087bflbgp-u5 |

1.3 Block Diagram

Figure 1.2 shows a block diagram of the M32C/87 Group (M32C/87, M32C/87A, M32C/87B).




Figure 1.2 M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Block Diagram

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers.

The register bank is comprised of eight registers (R0, R1, R2, R3, A0, A1, SB, and FB) out of 28 CPU registers. There are two sets of register banks.




Figure 2.1 CPU Register

2.1.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0 and enabled when it is set to 1. The I flag becomes 0 when an interrupt request is acknowledged.

2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0. USP is selected when the U flag is set to 1.

The U flag becomes 0 when a hardware interrupt request is acknowledged or the INT instruction specifying software interrupt numbers 0 to 31 is executed.

2.1.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority level than IPL, the interrupt is enabled.

2.1.8.10 Reserved Space

Only write 0 to bits assigned to the reserved space. When read, the bits return undefined values.

2.2 High-Speed Interrupt Registers

Registers associated with the high-speed interrupt are as follows:

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

2.3 DMAC-Associated Registers

Registers associated with the DMAC are as follows:

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA memory address reload register (DRA0, DRA1)
- DMA SFR address register (DSA0, DSA1)

Table 4.3 SFR Address Map (3/20)

| Address | Register | Symbol | After Reset |
|---------|---|----------------|-------------|
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | DMA0 Interrupt Control Register | DM0IC | XXXX X000b |
| 0069h | Timer B5 Interrupt Control Register | TB5IC | XXXX X000b |
| 006Ah | DMA2 Interrupt Control Register | DM2IC | XXXX X000b |
| 006Bh | UART2 Receive/ACK Interrupt Control Register | S2RIC | XXXX X000b |
| 006Ch | Timer A0 Interrupt Control Register | TA0IC | XXXX X000b |
| 006Dh | UART3 Receive/ACK Interrupt Control Register | S3RIC | XXXX X000b |
| 006Eh | Timer A2 Interrupt Control Register | TA2IC | XXXX X000b |
| 006Fh | UART4 Receive/ACK Interrupt Control Register | S4RIC | XXXX X000b |
| 0070h | Timer A4 Interrupt Control Register | TA4IC | XXXX X000b |
| 0071h | UART0/UART3 Bus Conflict Detection Interrupt Control Register | BCN0IC/BCN3IC | XXXX X000b |
| 0072h | UART0 Receive/ACK Interrupt Control Register | S0RIC | XXXX X000b |
| 0073h | A/D0 Conversion Interrupt Control Register | AD0IC | XXXX X000b |
| 0074h | UART1 Receive/ACK Interrupt Control Register | S1RIC | XXXX X000b |
| 0075h | I/O Interrupt Control Register 0 / CAN1 interrupt Control Register 0 | IIO0IC/CAN3IC | XXXX X000b |
| 0076h | Timer B1 Interrupt Control Register | TB1IC | XXXX X000b |
| 0077h | I/O Interrupt Control Register 2 | IIO2IC | XXXX X000b |
| 0078h | Timer B3 Interrupt Control Register | TB3IC | XXXX X000b |
| 0079h | I/O Interrupt Control Register 4 | IIO4IC | XXXX X000b |
| 007Ah | INT5 Interrupt Control Register | INT5IC | XX00 X000b |
| 007Bh | I/O Interrupt Control Register 6 | IIO6IC | XXXX X000b |
| 007Ch | INT3 Interrupt Control Register | INT3IC | XX00 X000b |
| 007Dh | I/O Interrupt Control Register 8 | IIO8IC | XXXX X000b |
| 007Eh | INT1 Interrupt Control Register | INT1IC | XX00 X000b |
| 007Fh | I/O Interrupt Control Register 10 / CAN0 Interrupt Control Register 1 | IIO10IC/CAN1IC | XXXX X000b |
| 0080h | | | |
| 0081h | I/O Interrupt Control Register 11 / CAN0 Interrupt Control Register 2 | IIO11IC/CAN2IC | XXXX X000b |
| 0082h | | | |
| 0083h | | | |
| 0084h | | | |
| 0085h | | | |
| 0086h | | | |
| 0087h | | | |
| 0088h | DMA1 Interrupt Control Register | DM1IC | XXXX X000b |
| 0089h | UART2 Transmit/NACK Interrupt Control Register | S2TIC | XXXX X000b |
| 008Ah | DMA3 Interrupt Control Register | DM3IC | XXXX X000b |
| 008Bh | UART3 Transmit/NACK Interrupt Control Register | S3TIC | XXXX X000b |
| 008Ch | Timer A1 Interrupt Control Register | TA1IC | XXXX X000b |
| 008Dh | UART4 Transmit/NACK Interrupt Control Register | S4TIC | XXXX X000b |
| 008Eh | Timer A3 Interrupt Control Register | TA3IC | XXXX X000b |
| 008Fh | UART2 Bus Conflict Detection Interrupt Control Register | BCN2IC | XXXX X000b |

X: Undefined

Blank spaces are all reserved. No access is allowed.

Table 4.6 SFR Address Map (6/20)

| Address | Register | Symbol | After Reset |
|---------|---|-----------|--------------------------|
| 011Ah | Group 1 Time Measurement Control Register 2 | G1TMCR2 | 00h |
| 011Bh | Group 1 Time Measurement Control Register 3 | G1TMCR3 | 00h |
| 011Ch | Group 1 Time Measurement Control Register 4 | G1TMCR4 | 00h |
| 011Dh | Group 1 Time Measurement Control Register 5 | G1TMCR5 | 00h |
| 011Eh | Group 1 Time Measurement Control Register 6 | G1TMCR6 | 00h |
| 011Fh | Group 1 Time Measurement Control Register 7 | G1TMCR7 | 00h |
| 0120h | Group 1 Base Timer Register | G1BT | XXXXh |
| 0121h | | | |
| 0122h | Group 1 Base Timer Control Register 0 | G1BCR0 | 00h |
| 0123h | Group 1 Base Timer Control Register 1 | G1BCR1 | X000 000Xb |
| 0124h | Group 1 Time Measurement Prescaler Register 6 | G1TPR6 | 00h |
| 0125h | Group 1 Time Measurement Prescaler Register 7 | G1TPR7 | 00h |
| 0126h | Group 1 Function Enable Register | G1FE | 00h |
| 0127h | Group 1 Function Select Register | G1FS | 00h |
| 0128h | Group 1 SI/O Receive Buffer Register | G1RB | XXXX XXXXb X000 XXXXb |
| 0129h | | | |
| 012Ah | Group 1 Transmit Buffer/Receive Data Register | G1TB/G1DR | XXh |
| 012Bh | | | |
| 012Ch | Group 1 Receive Input Register | G1RI | XXh |
| 012Dh | Group 1 SI/O Communication Mode Register | G1MR | 00h |
| 012Eh | Group 1 Transmit Output Register | G1TO | XXh |
| 012Fh | Group 1 SI/O Communication Control Register | G1CR | 0000 X011b |
| 0130h | Group 1 Data Compare Register 0 | G1CMP0 | XXh |
| 0131h | Group 1 Data Compare Register 1 | G1CMP1 | XXh |
| 0132h | Group 1 Data Compare Register 2 | G1CMP2 | XXh |
| 0133h | Group 1 Data Compare Register 3 | G1CMP3 | XXh |
| 0134h | Group 1 Data Mask Register 0 | G1MSK0 | XXh |
| 0135h | Group 1 Data Mask Register 1 | G1MSK1 | XXh |
| 0136h | | | |
| 0137h | | | |
| 0138h | Group 1 Receive CRC Code Register | G1RCRC | XXXXh |
| 0139h | | | |
| 013Ah | Group 1 Transmit CRC Code Register | G1TCRC | 0000h |
| 013Bh | | | |
| 013Ch | Group 1 SI/O Expansion Mode Register | G1EMR | 00h |
| 013Dh | Group 1 SI/O Extended Receive Control Register | G1ERC | 00h |
| 013Eh | Group 1 SI/O Special Communication Interrupt Detection Register | G1IRF | 0000 XXXXb |
| 013Fh | Group 1 SI/O Extended Transmit Control Register | G1ETC | 0000 0XXXb |
| 0140h | Group 2 Waveform Generation Register 0 | G2PO0 | XXXXh |
| 0141h | | | |
| 0142h | Group 2 Waveform Generation Register 1 | G2PO1 | XXXXh |
| 0143h | | | |
| 0144h | Group 2 Waveform Generation Register 2 | G2PO2 | XXXXh |
| 0145h | | | |
| 0146h | Group 2 Waveform Generation Register 3 | G2PO3 | XXXXh |
| 0147h | | | |
| 0148h | Group 2 Waveform Generation Register 4 | G2PO4 | XXXXh |
| 0149h | | | |
| 014Ah | Group 2 Waveform Generation Register 5 | G2PO5 | XXXXh |
| 014Bh | | | |
| 014Ch | Group 2 Waveform Generation Register 6 | G2PO6 | XXXXh |
| 014Dh | | | |
| 014Eh | Group 2 Waveform Generation Register 7 | G2PO7 | XXXXh |
| 014Fh | | | |

X: Undefined

Blank spaces are all reserved. No access is allowed.

Table 4.8 SFR Address Map (8/20)

| Address | Register | Symbol | After Reset |
|---------|--|------------|-------------|
| 01C0h | UART5 Transmit/Receive Mode Register | U5MR | 00h |
| 01C1h | UART5 Baud Rate Register | U5BRG | XXh |
| 01C2h | UART5 Transmit Buffer Register | U5TB | XXXXh |
| 01C3h | | | |
| 01C4h | UART5 Transmit/Receive Control Register 0 | U5C0 | 0000 1000b |
| 01C5h | UART5 Transmit/Receive Control Register 1 | U5C1 | XXXX 0010b |
| 01C6h | UART5 Receive Buffer Register | U5RB | XXXXh |
| 01C7h | | | |
| 01C8h | UART6 Transmit/Receive Mode Register | U6MR | 00h |
| 01C9h | UART6 Baud Rate Register | U6BRG | XXh |
| 01CAh | UART6 Transmit Buffer Register | U6TB | XXXXh |
| 01CBh | | | |
| 01CCh | UART6 Transmit/Receive Control Register 0 | U6C0 | 0000 1000b |
| 01CDh | UART6 Transmit/Receive Control Register 1 | U6C1 | XXXX 0010b |
| 01CEh | UART6 Receive Buffer Register | U6RB | XXXXh |
| 01CFh | | | |
| 01D0h | UART5, UART6 Transmit/Receive Control Register | U56CON | X000 0000b |
| 01D1h | UART5, UART6 Input Pin Function Select Register | U56IS | X000 X000b |
| 01D2h | | | |
| 01D3h | | | |
| 01D4h | | | |
| 01D5h | | | |
| 01D6h | | | |
| 01D7h | | | |
| 01D8h | RTP Output Buffer Register 0 | RTP0R | XXh |
| 01D9h | RTP Output Buffer Register 1 | RTP1R | XXh |
| 01DAh | RTP Output Buffer Register 2 | RTP2R | XXh |
| 01DBh | RTP Output Buffer Register 3 | RTP3R | XXh |
| 01DCh | | | |
| 01DDh | | | |
| 01DEh | | | |
| 01DFh | | | |
| 01E0h | CANO Message Slot Buffer 0 Standard ID0 ⁽¹⁾⁽²⁾ | C0SLOT0_0 | XXh |
| 01E1h | CANO Message Slot Buffer 0 Standard ID1 ⁽¹⁾⁽²⁾ | C0SLOT0_1 | XXh |
| 01E2h | CANO Message Slot Buffer 0 Extended ID0 ⁽¹⁾⁽²⁾ | C0SLOT0_2 | XXh |
| 01E3h | CANO Message Slot Buffer 0 Extended ID1 ⁽¹⁾⁽²⁾ | C0SLOT0_3 | XXh |
| 01E4h | CANO Message Slot Buffer 0 Extended ID2 ⁽¹⁾⁽²⁾ | C0SLOT0_4 | XXh |
| 01E5h | CANO Message Slot Buffer 0 Data Length Code ⁽¹⁾⁽²⁾ | C0SLOT0_5 | XXh |
| 01E6h | CANO Message Slot Buffer 0 Data 0 ⁽¹⁾⁽²⁾ | C0SLOT0_6 | XXh |
| 01E7h | CANO Message Slot Buffer 0 Data 1 ⁽¹⁾⁽²⁾ | C0SLOT0_7 | XXh |
| 01E8h | CANO Message Slot Buffer 0 Data 2 ⁽¹⁾⁽²⁾ | C0SLOT0_8 | XXh |
| 01E9h | CANO Message Slot Buffer 0 Data 3 ⁽¹⁾⁽²⁾ | C0SLOT0_9 | XXh |
| 01EAh | CANO Message Slot Buffer 0 Data 4 ⁽¹⁾⁽²⁾ | C0SLOT0_10 | XXh |
| 01EBh | CANO Message Slot Buffer 0 Data 5 ⁽¹⁾⁽²⁾ | C0SLOT0_11 | XXh |
| 01ECb | CANO Message Slot Buffer 0 Data 6 ⁽¹⁾⁽²⁾ | C0SLOT0_12 | XXh |
| 01EDh | CANO Message Slot Buffer 0 Data 7 ⁽¹⁾⁽²⁾ | C0SLOT0_13 | XXh |
| 01EEh | CANO Message Slot Buffer 0 Time Stamp High-Order ⁽¹⁾⁽²⁾ | C0SLOT0_14 | XXh |
| 01EFh | CANO Message Slot Buffer 0 Time Stamp Low-Order ⁽¹⁾⁽²⁾ | C0SLOT0_15 | XXh |

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTES:

1. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
2. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.

Table 4.10 SFR Address Map (10/20)

| Address | Register ⁽³⁾⁽⁴⁾ | Symbol | After Reset |
|----------------------|---|--------------------|---|
| 0220h | CAN0 Single Shot Control Register | C0SSCTRL | 0000h ⁽¹⁾⁽²⁾ |
| 0221h | | | |
| 0222h | | | |
| 0223h | | | |
| 0224h | CAN0 Single Shot Status Register | C0SSSTR | 0000h ⁽¹⁾⁽²⁾ |
| 0225h | | | |
| 0226h | | | |
| 0227h | | | |
| 0228h | CAN0 Global Mask Register Standard ID0 | C0GMR0 | XXX0 0000b ⁽¹⁾⁽²⁾ |
| 0229h | CAN0 Global Mask Register Standard ID1 | C0GMR1 | XX00 0000b ⁽¹⁾⁽²⁾ |
| 022Ah | CAN0 Global Mask Register Extended ID0 | C0GMR2 | XXXX 0000b ⁽¹⁾⁽²⁾ |
| 022Bh | CAN0 Global Mask Register Extended ID1 | C0GMR3 | 00h ⁽¹⁾⁽²⁾ |
| 022Ch | CAN0 Global Mask Register Extended ID2 | C0GMR4 | XX00 0000b ⁽¹⁾⁽²⁾ |
| 022Dh | | | |
| 022Eh | | | |
| 022Fh | | | |
| 0230h | CAN0 Message Slot 0 Control Register / CAN0 Local Mask Register A Standard ID0 | C0MCTL0 / C0LMAR0 | 0000 0000b ⁽¹⁾⁽²⁾ / XXX0 0000b ⁽¹⁾⁽²⁾ |
| 0231h | CAN0 Message Slot 1 Control Register / CAN0 Local Mask Register A Standard ID1 | C0MCTL1 / C0LMAR1 | 0000 0000b ⁽¹⁾⁽²⁾ / XX00 0000b ⁽¹⁾⁽²⁾ |
| 0232h | CAN0 Message Slot 2 Control Register / CAN0 Local Mask Register A Extended ID0 | C0MCTL2 / C0LMAR2 | 0000 0000b ⁽¹⁾⁽²⁾ / XXXX 0000b ⁽¹⁾⁽²⁾ |
| 0233h | CAN0 Message Slot 3 Control Register / CAN0 Local Mask Register A Extended ID1 | C0MCTL3 / C0LMAR3 | 00h ⁽¹⁾⁽²⁾ / 00h ⁽¹⁾⁽²⁾ |
| 0234h | CAN0 Message Slot 4 Control Register / CAN0 Local Mask Register A Extended ID2 | C0MCTL4 / C0LMAR4 | 0000 0000b ⁽¹⁾⁽²⁾ / XX00 0000b ⁽¹⁾⁽²⁾ |
| 0235h | CAN0 Message Slot 5 Control Register | C0MCTL5 | 00h ⁽¹⁾⁽²⁾ |
| 0236h | CAN0 Message Slot 6 Control Register | C0MCTL6 | 00h ⁽¹⁾⁽²⁾ |
| 0237h | CAN0 Message Slot 7 Control Register | C0MCTL7 | 00h ⁽¹⁾⁽²⁾ |
| 0238h | CAN0 Message Slot 8 Control Register / CAN0 Local Mask Register B Standard ID0 | C0MCTL8 / C0LMBR0 | 0000 0000b ⁽¹⁾⁽²⁾ / XXX0 0000b ⁽¹⁾⁽²⁾ |
| 0239h | CAN0 Message Slot 9 Control Register / CAN0 Local Mask Register B Standard ID1 | C0MCTL9 / C0LMBR1 | 0000 0000b ⁽¹⁾⁽²⁾ / XX00 0000b ⁽¹⁾⁽²⁾ |
| 023Ah | CAN0 Message Slot 10 Control Register / CAN0 Local Mask Register B Extended ID0 | C0MCTL10 / C0LMBR2 | 0000 0000b ⁽¹⁾⁽²⁾ / XXXX 0000b ⁽¹⁾⁽²⁾ |
| 023Bh | CAN0 Message Slot 11 Control Register / CAN0 Local Mask Register B Extended ID1 | C0MCTL11 / C0LMBR3 | 00h ⁽¹⁾⁽²⁾ / 00h ⁽¹⁾⁽²⁾ |
| 023Ch | CAN0 Message Slot 12 Control Register / CAN0 Local Mask Register B Extended ID2 | C0MCTL12 / C0LMBR4 | 0000 0000b ⁽¹⁾⁽²⁾ / XX00 0000b ⁽¹⁾⁽²⁾ |
| 023Dh | CAN0 Message Slot 13 Control Register | C0MCTL13 | 00h ⁽¹⁾⁽²⁾ |
| 023Eh | CAN0 Message Slot 14 Control Register | C0MCTL14 | 00h ⁽¹⁾⁽²⁾ |
| 023Fh | CAN0 Message Slot 15 Control Register | C0MCTL15 | 00h ⁽¹⁾⁽²⁾ |
| 0240h | CAN0 Slot Buffer Select Register | C0SBS | 00h ⁽²⁾ |
| 0241h | CAN0 Control Register 1 | C0CTRL1 | X000 00XXb ⁽²⁾ |
| 0242h | CAN0 Sleep Control Register | C0SLPR | XXXX XXX0b |
| 0243h | | | |
| 0244h | CAN0 Acceptance Filter Support Register | C0AFS | 0000 0000b ⁽²⁾ 0000 0001b ⁽²⁾ |
| 0245h | | | |
| 0246h | | | |
| 0247h | | | |
| 0248h | | | |
| 0249h | | | |
| 024Ah to 024Fh | | | |

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTRL1 register can switch functions for addresses 0220h to 023Fh.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.
3. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
4. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.

Table 4.11 SFR Address Map (11/20)

| Address | Register ⁽²⁾⁽³⁾ | Symbol | After Reset |
|---------|--|------------|---------------------------|
| 0250h | CAN1 Slot Buffer Select Register | C1SBS | 00h ⁽¹⁾ |
| 0251h | CAN1 Control Register 1 | C1CTLR1 | X000 00XXb ⁽¹⁾ |
| 0252h | CAN1 Sleep Control Register | C1SLPR | XXXX XXX0b ⁽¹⁾ |
| 0253h | | | |
| 0254h | CAN1 Acceptance Filter Support Register | C1AFS | 0000 0000b ⁽¹⁾ |
| 0255h | | | 0000 0001b ⁽¹⁾ |
| 0256h | | | |
| 0257h | | | |
| 0258h | | | |
| 0259h | | | |
| 025Ah | | | |
| 025Bh | | | |
| 025Ch | | | |
| 025Dh | | | |
| 025Eh | | | |
| 025Fh | | | |
| 0260h | CAN1 Message Slot Buffer 0 Standard ID0 | C1SLOT0_0 | XXh |
| 0261h | CAN1 Message Slot Buffer 0 Standard ID1 | C1SLOT0_1 | XXh |
| 0262h | CAN1 Message Slot Buffer 0 Extended ID0 | C1SLOT0_2 | XXh |
| 0263h | CAN1 Message Slot Buffer 0 Extended ID1 | C1SLOT0_3 | XXh |
| 0264h | CAN1 Message Slot Buffer 0 Extended ID2 | C1SLOT0_4 | XXh |
| 0265h | CAN1 Message Slot Buffer 0 Data Length Code | C1SLOT0_5 | XXh |
| 0266h | CAN1 Message Slot Buffer 0 Data 0 | C1SLOT0_6 | XXh |
| 0267h | CAN1 Message Slot Buffer 0 Data 1 | C1SLOT0_7 | XXh |
| 0268h | CAN1 Message Slot Buffer 0 Data 2 | C1SLOT0_8 | XXh |
| 0269h | CAN1 Message Slot Buffer 0 Data 3 | C1SLOT0_9 | XXh |
| 026Ah | CAN1 Message Slot Buffer 0 Data 4 | C1SLOT0_10 | XXh |
| 026Bh | CAN1 Message Slot Buffer 0 Data 5 | C1SLOT0_11 | XXh |
| 026Ch | CAN1 Message Slot Buffer 0 Data 6 | C1SLOT0_12 | XXh |
| 026Dh | CAN1 Message Slot Buffer 0 Data 7 | C1SLOT0_13 | XXh |
| 026Eh | CAN1 Message Slot Buffer 0 Time Stamp High-Order | C1SLOT0_14 | XXh |
| 026Fh | CAN1 Message Slot Buffer 0 Time Stamp Low-Order | C1SLOT0_15 | XXh |
| 0270h | CAN1 Message Slot Buffer 1 Standard ID0 | C1SLOT1_0 | XXh |
| 0271h | CAN1 Message Slot Buffer 1 Standard ID1 | C1SLOT1_1 | XXh |
| 0272h | CAN1 Message Slot Buffer 1 Extended ID0 | C1SLOT1_2 | XXh |
| 0273h | CAN1 Message Slot Buffer 1 Extended ID1 | C1SLOT1_3 | XXh |
| 0274h | CAN1 Message Slot Buffer 1 Extended ID2 | C1SLOT1_4 | XXh |
| 0275h | CAN1 Message Slot Buffer 1 Data Length Code | C1SLOT1_5 | XXh |
| 0276h | CAN1 Message Slot Buffer 1 Data 0 | C1SLOT1_6 | XXh |
| 0277h | CAN1 Message Slot Buffer 1 Data 1 | C1SLOT1_7 | XXh |
| 0278h | CAN1 Message Slot Buffer 1 Data 2 | C1SLOT1_8 | XXh |
| 0279h | CAN1 Message Slot Buffer 1 Data 3 | C1SLOT1_9 | XXh |
| 027Ah | CAN1 Message Slot Buffer 1 Data 4 | C1SLOT1_10 | XXh |
| 027Bh | CAN1 Message Slot Buffer 1 Data 5 | C1SLOT1_11 | XXh |
| 027Ch | CAN1 Message Slot Buffer 1 Data 6 | C1SLOT1_12 | XXh |
| 027Dh | CAN1 Message Slot Buffer 1 Data 7 | C1SLOT1_13 | XXh |
| 027Eh | CAN1 Message Slot Buffer 1 Time Stamp High-Order | C1SLOT1_14 | XXh |
| 027Fh | CAN1 Message Slot Buffer 1 Time Stamp Low-Order | C1SLOT1_15 | XXh |

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTES:

- Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.
- The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
- Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.

Table 4.13 SFR Address Map (13/20)

| Address | Register(3)(4) | Symbol | After Reset |
|---------|---|--------------------|---|
| 02B0h | CAN1 Message Slot 0 Control Register / CAN1 Local Mask Register A Standard ID0 | C1MCTL0 / C1LMAR0 | 0000 0000b ⁽¹⁾⁽²⁾ / XXX0 0000b ⁽¹⁾⁽²⁾ |
| 02B1h | CAN1 Message Slot 1 Control Register / CAN1 Local Mask Register A Standard ID1 | C1MCTL1 / C1LMAR1 | 0000 0000b ⁽¹⁾⁽²⁾ / XX00 0000b ⁽¹⁾⁽²⁾ |
| 02B2h | CAN1 Message Slot 2 Control Register / CAN1 Local Mask Register A Extended ID0 | C1MCTL2 / C1LMAR2 | 0000 0000b ⁽¹⁾⁽²⁾ / XXXX 0000b ⁽¹⁾⁽²⁾ |
| 02B3h | CAN1 Message Slot 3 Control Register / CAN1 Local Mask Register A Extended ID1 | C1MCTL3 / C1LMAR3 | 00h ⁽¹⁾⁽²⁾ / 00h ⁽¹⁾⁽²⁾ |
| 02B4h | CAN1 Message Slot 4 Control Register / CAN1 Local Mask Register A Extended ID2 | C1MCTL4 / C1LMAR4 | 0000 0000b ⁽¹⁾⁽²⁾ / XX00 0000b ⁽¹⁾⁽²⁾ |
| 02B5h | CAN1 Message Slot 5 Control Register | C1MCTL5 | 00h ⁽¹⁾⁽²⁾ |
| 02B6h | CAN1 Message Slot 6 Control Register | C1MCTL6 | 00h ⁽¹⁾⁽²⁾ |
| 02B7h | CAN1 Message Slot 7 Control Register | C1MCTL7 | 00h ⁽¹⁾⁽²⁾ |
| 02B8h | CAN1 Message Slot 8 Control Register / CAN1 Local Mask Register B Standard ID0 | C1MCTL8 / C1LMBR0 | 0000 0000b ⁽¹⁾⁽²⁾ / XXX0 0000b ⁽¹⁾⁽²⁾ |
| 02B9h | CAN1 Message Slot 9 Control Register / CAN1 Local Mask Register B Standard ID1 | C1MCTL9 / C1LMBR1 | 0000 0000b ⁽¹⁾⁽²⁾ / XX00 0000b ⁽¹⁾⁽²⁾ |
| 02BAh | CAN1 Message Slot 10 Control Register / CAN1 Local Mask Register B Extended ID0 | C1MCTL10 / C1LMBR2 | 0000 0000b ⁽¹⁾⁽²⁾ / XXXX 0000b ⁽¹⁾⁽²⁾ |
| 02BBh | CAN1 Message Slot 11 Control Register / CAN1 Local Mask Register B Extended ID1 | C1MCTL11 / C1LMBR3 | 00h ⁽¹⁾⁽²⁾ / 00h ⁽¹⁾⁽²⁾ |
| 02BCh | CAN1 Message Slot 12 Control Register / CAN1 Local Mask Register B Extended ID2 | C1MCTL12 / C1LMBR4 | 0000 0000b ⁽¹⁾⁽²⁾ / XX00 0000b ⁽¹⁾⁽²⁾ |
| 02BDh | CAN1 Message Slot 13 Control Register | C1MCTL13 | 00h ⁽¹⁾⁽²⁾ |
| 02BEh | CAN1 Message Slot 14 Control Register | C1MCTL14 | 00h ⁽¹⁾⁽²⁾ |
| 02BFh | CAN1 Message Slot 15 Control Register | C1MCTL15 | 00h ⁽¹⁾⁽²⁾ |

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C1CTLR1 register can switch functions for addresses 02A0h to 02BFh.
2. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.
3. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
4. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.

Table 4.15 SFR Address Map (15/20)

| Address | Register | Symbol | After Reset |
|---------|--|--------|-------------|
| 02F0h | | | |
| 02F1h | | | |
| 02F2h | | | |
| 02F3h | | | |
| 02F4h | UART4 Special Mode Register 4 | U4SMR4 | 00h |
| 02F5h | UART4 Special Mode Register 3 | U4SMR3 | 00h |
| 02F6h | UART4 Special Mode Register 2 | U4SMR2 | 00h |
| 02F7h | UART4 Special Mode Register | U4SMR | 00h |
| 02F8h | UART4 Transmit/Receive Mode Register | U4MR | 00h |
| 02F9h | UART4 Baud Rate Register | U4BRG | XXh |
| 02FAh | UART4 Transmit Buffer Register | U4TB | XXXXh |
| 02FBh | | | |
| 02FCh | UART4 Transmit/Receive Control Register 0 | U4C0 | 0000 1000b |
| 02FDh | UART4 Transmit/Receive Control Register 1 | U4C1 | 0000 0010b |
| 02FEh | UART4 Receive Buffer Register | U4RB | XXXXh |
| 02FFh | | | |
| 0300h | Timer B3, B4, B5 Count Start Register | TBSR | 000X XXXXb |
| 0301h | | | |
| 0302h | Timer A11 Register | TA11 | XXXXh |
| 0303h | | | |
| 0304h | Timer A21 Register | TA21 | XXXXh |
| 0305h | | | |
| 0306h | Timer A41 Register | TA41 | XXXXh |
| 0307h | | | |
| 0308h | Three-Phase PWM Control Register 0 | INVC0 | 00h |
| 0309h | Three-Phase PWM Control Register 1 | INVC1 | 00h |
| 030Ah | Three-Phase Output Buffer Register 0 | IDB0 | XX11 1111b |
| 030Bh | Three-Phase Output Buffer Register 1 | IDB1 | XX11 1111b |
| 030Ch | Dead Time Timer | DTT | XXh |
| 030Dh | Timer B2 Interrupt Generation Frequency Set Counter | ICTB2 | XXh |
| 030Eh | | | |
| 030Fh | | | |
| 0310h | Timer B3 Register | TB3 | XXXXh |
| 0311h | | | |
| 0312h | Timer B4 Register | TB4 | XXXXh |
| 0313h | | | |
| 0314h | Timer B5 Register | TB5 | XXXXh |
| 0315h | | | |
| 0316h | | | |
| 0317h | | | |
| 0318h | | | |
| 0319h | | | |
| 031Ah | | | |
| 031Bh | Timer B3 Mode Register | TB3MR | 00XX 0000b |
| 031Ch | Timer B4 Mode Register | TB4MR | 00XX 0000b |
| 031Dh | Timer B5 Mode Register | TB5MR | 00XX 0000b |
| 031Eh | External Interrupt Source Select Register 1 ⁽¹⁾ | IFSRA | 00h |
| 031Fh | External Interrupt Source Select Register | IFSR | 00h |

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTE:

- The IFSRA register is included in the 144-pin package only.

Table 4.17 SFR Address Map (17/20)

| Address | Register | Symbol | After Reset |
|---------|--|--------|-------------|
| 0350h | Timer B0 Register | TB0 | XXXXh |
| 0351h | | | |
| 0352h | Timer B1 Register | TB1 | XXXXh |
| 0353h | | | |
| 0354h | Timer B2 Register | TB2 | XXXXh |
| 0355h | | | |
| 0356h | Timer A0 Mode Register | TA0MR | 00h |
| 0357h | Timer A1 Mode Register | TA1MR | 00h |
| 0358h | Timer A2 Mode Register | TA2MR | 00h |
| 0359h | Timer A3 Mode Register | TA3MR | 00h |
| 035Ah | Timer A4 Mode Register | TA4MR | 00h |
| 035Bh | Timer B0 Mode Register | TB0MR | 00XX 0000b |
| 035Ch | Timer B1 Mode Register | TB1MR | 00XX 0000b |
| 035Dh | Timer B2 Mode Register | TB2MR | 00XX 0000b |
| 035Eh | Timer B2 Special Mode Register | TB2SC | XXXX XXX0b |
| 035Fh | Count Source Prescaler Register ⁽¹⁾ | TCSPR | 0XXX 0000b |
| 0360h | | | |
| 0361h | | | |
| 0362h | | | |
| 0363h | | | |
| 0364h | UART0 Special Mode Register 4 | U0SMR4 | 00h |
| 0365h | UART0 Special Mode Register 3 | U0SMR3 | 00h |
| 0366h | UART0 Special Mode Register 2 | U0SMR2 | 00h |
| 0367h | UART0 Special Mode Register | U0SMR | 00h |
| 0368h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 0369h | UART0 Baud Rate Register | U0BRG | XXh |
| 036Ah | | | |
| 036Bh | UART0 Transmit Buffer Register | U0TB | XXXXh |
| 036Ch | UART0 Transmit/Receive Control Register 0 | U0C0 | 0000 1000b |
| 036Dh | UART0 Transmit/Receive Control Register 1 | U0C1 | 0000 0010b |
| 036Eh | | | |
| 036Fh | UART0 Receive Buffer Register | U0RB | XXXXh |
| 0370h | | | |
| 0371h | | | |
| 0372h | IrDA Control Register | IRCON | X000 0000b |
| 0373h | | | |
| 0374h | | | |
| 0375h | | | |
| 0376h | | | |
| 0377h | | | |
| 0378h | DMA0 Request Source Select Register | DM0SL | 0X00 0000b |
| 0379h | DMA1 Request Source Select Register | DM1SL | 0X00 0000b |
| 037Ah | DMA2 Request Source Select Register | DM2SL | 0X00 0000b |
| 037Bh | DMA3 Request Source Select Register | DM3SL | 0X00 0000b |
| 037Ch | | | |
| 037Dh | CRC Data Register | CRCD | XXXXh |
| 037Eh | CRC Input Register | CRCIN | XXh |
| 037Fh | | | |

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTE:

- The TCSPR register maintains values set before reset, even after software reset or watchdog timer reset has been performed.

Table 4.19 SFR Address Map (19/20)

| Address | Register | Symbol | After Reset |
|---------|---|--------|-------------|
| 03A0h | Function Select Register A8 ⁽¹⁾ | PS8 | X000 0000b |
| 03A1h | Function Select Register A9 ⁽¹⁾ | PS9 | 00h |
| 03A2h | | | |
| 03A3h | Function Select Register B9 ⁽¹⁾ | PSL9 | XXX0 XX00b |
| 03A4h | Function Select Register E2 | PSE2 | XXXX XX0Xb |
| 03A5h | | | |
| 03A6h | | | |
| 03A7h | Function Select Register D1 | PSD1 | 00X0 XX00b |
| 03A8h | Function Select Register D2 | PSD2 | XXXX XX0Xb |
| 03A9h | | | |
| 03AAh | Function Select Register C6 ⁽¹⁾ | PSC6 | XXXX 0X00b |
| 03ABh | Function Select Register E1 | PSE1 | 00XX XX00b |
| 03ACh | Function Select Register C2 | PSC2 | XXXX X00Xb |
| 03ADh | Function Select Register C3 | PSC3 | X0XX XXXXb |
| 03AEh | | | |
| 03AFh | Function Select Register C | PSC | 00h |
| 03B0h | Function Select Register A0 | PS0 | 00h |
| 03B1h | Function Select Register A1 | PS1 | 00h |
| 03B2h | Function Select Register B0 | PSL0 | 00h |
| 03B3h | Function Select Register B1 | PSL1 | 00h |
| 03B4h | Function Select Register A2 | PS2 | 00X0 0000b |
| 03B5h | Function Select Register A3 | PS3 | 00h |
| 03B6h | Function Select Register B2 | PSL2 | 00X0 0000b |
| 03B7h | Function Select Register B3 | PSL3 | 00h |
| 03B8h | Function Select Register A4 | PS4 | 00h |
| 03B9h | Function Select Register A5 ⁽¹⁾ | PS5 | XXX0 0000b |
| 03BAh | | | |
| 03BBh | Function Select Register B5 ⁽¹⁾ | PSL5 | XXX0 0000b |
| 03BCh | Function Select Register A6 ⁽¹⁾ | PS6 | 00h |
| 03BDh | Function Select Register A7 ⁽¹⁾ | PS7 | 00h |
| 03BEh | Function Select Register B6 ⁽¹⁾ | PSL6 | 00h |
| 03BFh | Function Select Register B7 ⁽¹⁾ | PSL7 | 00h |
| 03C0h | Port P6 Register | P6 | XXh |
| 03C1h | Port P7 Register | P7 | XXh |
| 03C2h | Port P6 Direction Register | PD6 | 00h |
| 03C3h | Port P7 Direction Register | PD7 | 00h |
| 03C4h | Port P8 Register | P8 | XXh |
| 03C5h | Port P9 Register | P9 | XXh |
| 03C6h | Port P8 Direction Register | PD8 | 00X0 0000b |
| 03C7h | Port P9 Direction Register | PD9 | 00h |
| 03C8h | Port P10 Register | P10 | XXh |
| 03C9h | Port P11 Register ⁽¹⁾ | P11 | XXh |
| 03CAh | Port P10 Direction Register | PD10 | 00h |
| 03CBh | Port P11 Direction Register ⁽¹⁾⁽²⁾ | PD11 | XXX0 0000b |
| 03CCh | Port P12 Register ⁽¹⁾ | P12 | XXh |
| 03CDh | Port P13 Register ⁽¹⁾ | P13 | XXh |
| 03CEh | Port P12 Direction Register ⁽¹⁾⁽²⁾ | PD12 | 00h |
| 03CFh | Port P13 Direction Register ⁽¹⁾⁽²⁾ | PD13 | 00h |

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTES:

1. These registers cannot be used in the 100-pin package.
2. Set to FFh in the 100-pin package.

Table 5.4 Recommended Operating Conditions (3/3)
(VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified)

| Symbol | Parameter | Standard | | | Unit |
|----------|--|--------------------|------|--------|--------|
| | | Min. | Typ. | Max. | |
| f(CPU) | CPU clock frequency (same frequency as f(BCLK)) | VCC1 = 4.2 to 5.5V | 0 | | 32 MHz |
| | | VCC1 = 3.0 to 5.5V | 0 | | 24 MHz |
| f(XIN) | Main clock input oscillation frequency | VCC1 = 4.2 to 5.5V | 0 | | 32 MHz |
| | | VCC1 = 3.0 to 5.5V | 0 | | 24 MHz |
| f(XCIN) | Sub clock frequency | | | 32.768 | 50 kHz |
| f(Ring) | On-chip oscillator frequency | | | 1 | MHz |
| f(VCO) | VCO clock frequency (PLL frequency synthesizer) | | 20 | | 80 MHz |
| f(PLL) | PLL clock frequency | VCC1 = 4.2 to 5.5V | 10 | | 32 MHz |
| | | VCC1 = 3.0 to 5.5V | 10 | | 24 MHz |
| tsu(PLL) | Wait time to stabilize PLL frequency synthesizer | VCC1 = 5.0V | | | 5 ms |
| | | VCC1 = 3.3V | | | 10 ms |

VCC1 = VCC2 = 5V

Table 5.5 Electrical Characteristics (1/3)
(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32 MHz unless otherwise specified)

| Symbol | Parameter | Measurement Condition | Standard | | | Unit | |
|--------|---|---|-------------------------|-----------------|------|------|---|
| | | | Min. | Typ. | Max. | | |
| VOH | Output high "H" voltage P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7 ⁽¹⁾ | IOH = -5 mA | VCC2 - 2.0 | | VCC2 | V | |
| | | IOH = -5 mA | VCC1 - 2.0 | | VCC1 | | |
| | | IOH = -200 µA | VCC2 - 0.3 | | VCC2 | V | |
| | | IOH = -200 µA | VCC1 - 0.3 | | VCC1 | | |
| | | XOUT | IOH = -1 mA | 3.0 | VCC1 | V | |
| | XCOUT | Drive capability = high | No load applied | | 2.5 | V | |
| | | Drive capability = low | No load applied | | 1.6 | V | |
| VOL | Output low "L" voltage P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7 ⁽¹⁾ | IOL = 5 mA | | | 2.0 | V | |
| | | IOL = 200 µA | | | 0.45 | V | |
| | | XOUT | IOL = 1 mA | | 2.0 | V | |
| | | XCOUT | Drive capability = high | No load applied | 0 | V | |
| | | | Drive capability = low | No load applied | 0 | V | |
| | VT+ - VT- | Hysteresis HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT8, ADTRG, CTS0 to CTS6, CLK0 to CLK6, TA0OUT to TA4OUT, NMI, KI0 to KI3, RXD0 to RXD6, SCL0 to SCL4, SDA0 to SDA4, INPC1_0 to INPC1_7, ISCLK0 to ISCLK2, ISRXD0 to ISRXD2, IEIN, CAN0IN, CAN1IN, CAN1WU RESET | | 0.2 | | 1.0 | V |
| | | | | 0.2 | | 1.8 | V |

NOTE:

- P11 to P15 are provided in the 144-pin package only.

VCC1 = VCC2 = 5V

Switching Characteristics

(**VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified**)

Table 5.29 Memory Expansion Mode and Microprocessor Mode (when accessing external memory space)

| Symbol | Parameter | Measurement Condition | Standard | | Unit |
|-------------|--|-----------------------|----------|------|------|
| | | | Min. | Max. | |
| td(BCLK-AD) | Address output delay time | See Figure 5.2 | | 18 | ns |
| th(BCLK-AD) | Address output hold time (BCLK standard) | | -3 | | ns |
| th(RD-AD) | Address output hold time (RD standard) ⁽³⁾ | | 0 | | ns |
| th(WR-AD) | Address output hold time (WR standard) ⁽³⁾ | | (note 1) | | ns |
| td(BCLK-CS) | Chip-select signal output delay time | | | 18 | ns |
| th(BCLK-CS) | Chip-select signal output hold time (BCLK standard) | | -3 | | ns |
| th(RD-CS) | Chip-select signal output hold time (RD standard) ⁽³⁾ | | 0 | | ns |
| th(WR-CS) | Chip-select signal output hold time (WR standard) ⁽³⁾ | | (note 1) | | ns |
| td(BCLK-RD) | RD signal output delay time | | | 18 | ns |
| th(BCLK-RD) | RD signal output hold time | | -5 | | ns |
| td(BCLK-WR) | WR signal output delay time | | | 18 | ns |
| th(BCLK-WR) | WR signal output hold time | | -5 | | ns |
| td(DB-WR) | Data output delay time (WR standard) | | (note 2) | | ns |
| th(WR-DB) | Data output hold time (WR standard) ⁽³⁾ | | (note 1) | | ns |
| tw(WR) | WR output width | | (note 2) | | ns |

NOTES:

- Values, which depend on BCLK frequency, can be obtained from the following equations.

$$th(WR-DB) = \frac{10^9}{f(BCLK) \times 2} - 15 \text{ [ns]}$$

$$th(WR-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

- Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations.

$$td(DB-WR) = \frac{10^9 \times m}{f(BCLK)} - 20 \text{ [ns]} \text{ (if external bus cycle is } a\phi + b\phi, m = b)$$

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \text{ [ns]} \text{ (if external bus cycle is } a\phi + b\phi, n = (b \times 2) - 1)$$

- tc [ns] is added when recovery cycle is inserted.

VCC1 = VCC2 = 3.3 V

Table 5.33 Electrical Characteristics (3/3)
(VCC1 = VCC2 = 3.3 V, VSS = 0 V, Topr = 25°C)

| Symbol | Parameter | Measurement Condition ⁽¹⁾ | Standard | | | Unit |
|--------|----------------------|--------------------------------------|--|------|------|-------|
| | | | Min. | Typ. | Max. | |
| ICC | Power supply current | Flash memory version | f(CPU) = 24 MHz | | 23 | 33 mA |
| | | | f(CPU) = 16 MHz | | 17 | mA |
| | | | f(CPU) = 8 MHz | | 11 | mA |
| | | | f(CPU) = f(Ring) In on-chip oscillator low-power consumption mode | | 2.6 | mA |
| | | | f(CPU) = 32 kHz In low-power consumption mode While flash memory is operating | | 430 | μA |
| | | | f(CPU) = 32 kHz In low-power consumption mode While flash memory is stopped ⁽²⁾ | | 30 | μA |
| | | | Wait mode: f(CPU) = f(Ring) After entering wait mode from on-chip oscillator low-power consumption mode | | 45 | μA |
| | | | Stop mode (while clock is stopped) | | 0.8 | 5 μA |
| | | | Stop mode (while clock is stopped) Topr = 85°C | | 50 | μA |
| | | | f(CPU) = 24 MHz | | 23 | 33 mA |
| | | Mask ROM version | f(CPU) = 16 MHz | | 17 | mA |
| | | | f(CPU) = 8 MHz | | 11 | mA |
| | | | f(CPU) = f(Ring) In on-chip oscillator low-power consumption mode | | 1 | mA |
| | | | f(CPU) = 32 kHz In low-power consumption mode | | 30 | μA |
| | | | Wait mode: f(CPU) = f(Ring) After entering wait mode from on-chip oscillator low-power consumption mode | | 45 | μA |
| | | | Stop mode (while clock is stopped) | | 0.8 | 5 μA |
| | | | Stop mode (while clock is stopped) Topr = 85°C | | 50 | μA |

NOTES:

1. In single-chip mode, leave the output pins open and connect the input pins to VSS.
2. Value is obtained when setting the FMSTP bit in the FMR0 register to 1 (flash memory stopped) and running the program on RAM.

VCC1 = VCC2 = 3.3 V

Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 5.51 Memory Expansion Mode and Microprocessor Mode

| Symbol | Parameter | Standard | | Unit |
|----------------|---|----------|----------|------|
| | | Min. | Max. | |
| tac1(RD-DB) | Data input access time (RD standard) | | (note 1) | ns |
| tac1(AD-DB) | Data input access time (AD standard, CS standard) | | (note 1) | ns |
| tac2(RD-DB) | Data input access time (RD standard, when accessing a space with the multiplexed bus) | | (note 1) | ns |
| tac2(AD-DB) | Data input access time (AD standard, when accessing a space with the multiplexed bus) | | (note 1) | ns |
| tsu(DB-BCLK) | Data input setup time | 30 | | ns |
| tsu(RDY-BCLK) | RDY input setup time | 40 | | ns |
| tsu(HOLD-BCLK) | HOLD input setup time | 60 | | ns |
| th(RD-DB) | Data input hold time | 0 | | ns |
| th(BCLK-RDY) | RDY input hold time | 0 | | ns |
| th(BCLK-HOLD) | HOLD input hold time | 0 | | ns |
| td(BCLK-HLDA) | HLDA output delay time | | 25 | ns |

NOTE:

- Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations. Insert wait states or lower the operation frequency, f(BCLK), if the calculated value is negative.

$$\text{tac1(RD-DB)} = \frac{10^9 \times m}{f(\text{BCLK}) \times 2} - 35 \text{ [ns]} \text{ (if external bus cycle is } a\phi + b\phi, m = (b \times 2) + 1)$$

$$\text{tac1(AD-DB)} = \frac{10^9 \times n}{f(\text{BCLK})} - 35 \text{ [ns]} \text{ (if external bus cycle is } a\phi + b\phi, n = a + b)$$

$$\text{tac2(RD-DB)} = \frac{10^9 \times m}{f(\text{BCLK}) \times 2} - 35 \text{ [ns]} \text{ (if external bus cycle is } a\phi + b\phi, m = (b \times 2) - 1)$$

$$\text{tac2(AD-DB)} = \frac{10^9 \times p}{f(\text{BCLK}) \times 2} - 35 \text{ [ns]} \text{ (if external bus cycle is } a\phi + b\phi, p = \{(a + b - 1) \times 2\} + 1)$$

REVISION HISTORY

M32C/87 Group Datasheet

| Rev. | Date | Description | |
|------|------------|-------------|---|
| | | Page | Summary |
| 0.50 | Dec.16, 04 | – | New Document |
| 1.00 | Jul.14, 05 | – | M32C/87A and M32C/87B added Package code changed: 144P6Q-A to PLQP0144KA-A, 100P6Q-A to PLQP0100KB-A, 100P6S-A to PRQP0100JB-A “Low Voltage Detection Reset” changed to “Brown-out Detection Reset” |
| | | 2 | Overview <ul style="list-style-type: none">• Table 1.2 M32C/87 Group Performance (144-Pin Package) M32C/87A and M32C/87B performance added to the CAN module performance; Power Consumption performance released• Table 1.2 M32C/87 Group Performance (100-Pin Package) M32C/87A and M32C/87B performance added to the CAN module performance; Power Consumption performance released• Figure 1.1 M32C/87 Group Block Diagram Note 4 deleted; note 5 added• Figure 1.3 Pin Assignment for 144-Pin Package Note 15 added• Table 1.4 Pin Characteristics for 144-Pin Package Note 1 added• Figure 1.4 Pin Assignment for 100-Pin Package Note 19 added• Figure 1.5 Pin Assignment for 100-Pin Package Note 15 added• Table 1.5 Pin Characteristics for 100-Pin Package Note 1 added• Table 1.6 Pin Description Note 2 added |
| | | 22 | Memory <ul style="list-style-type: none">• Figure 3.1 Memory Map Note 3 changed |
| | | 26 | Special Function Register (SFR) <ul style="list-style-type: none">• The RLVL register Value after reset modified• The IIO0IR to IIO11IR registers Value after reset modified |
| | | 26 | <ul style="list-style-type: none">• Name of the registers assosiated to Intelligent I/O changed |
| | | 27 to 30 | <ul style="list-style-type: none">• The G0RB register Value after reset modified• The G1BCR0 and G1BCR1 registers Value after reset modified• The G0CR register Value after reset modified |
| | | 32 to 37 | <ul style="list-style-type: none">• Note added to the CAN-associated registers• The TCSPR register Value after reset modified; note 1 added• The AD00 register Value after reset modified• The PSC register Value after reset modified• The PS2 register Value after reset modified• The PCR register Value after reset modified• The PSD1 register Value after reset modified• The PCR register Value after reset modified |
| | | 48 | Electrical Characteristics <ul style="list-style-type: none">• Table 5.2 Electrical Characteristics Parameter f(BCLK) and its values added; min. and max. values for f(RING) added• Table 5.3 Electrical Characteristics VoH values modified; RPULLUP value modified |
| | | 49 | <ul style="list-style-type: none">• Table 5.3 Electrical Characteristics (Continued) Measurement Condition and standard values for ICC added and some released |
| | | 50 | <ul style="list-style-type: none">• Table 5.6 Flash Memory Version Electrical Characteristics Word Program Time and Lock bit Program Time values modified; parameter All-Unlocked-Block-Erase Time deleted; note 1 deleted |
| | | 52 | <ul style="list-style-type: none">• Table 5.10 Memory Expansion Mode and Microprocessor Mode tac1(RD-DB) expression on note 1 modified; tac2(RD-DB) expression on note 1 added |
| | | 54 | |

| REVISION HISTORY | | M32C/87 Group Datasheet | |
|------------------|--------------|-------------------------|---|
| Rev. | Date | Description | |
| | | Page | Summary |
| | | 42 | <p>SFR</p> <ul style="list-style-type: none"> [Register names changed] 0342h One-Shot Start Flag → One-Shot Start Register 0344h Up-Down Flag → Up/Down Select Register [Value After Reset changed] |
| | | 27 | 000Fh WDC 000X XXX2 → 00XX XXXXb |
| | | 27 | 002Fh D4INT 0016 → XX00 0000b |
| | | 29 | 007Bh IIO6IC XX00 X0002 → XXXX X000b |
| | | 31 | 00EFh G0CR XX00 X0112 → 0000 X011b |
| | | 31 | 00FEh G0IRF 0016 → 0000 XXXXb |
| | | 32 | 013Eh G1IRF 0016 → 0000 XXXXb |
| | | 34 | 01C7h to 01C6h U5RB XXXX XXXX XXXX 0XXX2 → XXXXh |
| | | 34 | 01CFh to 01CEh U6RB XXXX XXXX XXXX 0XXX2 → XXXXh |
| | | 44 | 038Fh to 0382h AD07 to AD01 XXXX16 → 00XXh |
| | | 47 | <p>Electrical Characteristics</p> <ul style="list-style-type: none"> [Term changed] Low Voltage Reset → Hardware Reset 2 Low Voltage Detection → Vdet3 and Vdet4 detection circuit Table 5.1 Description in Condition field of Pd (Power consumption) partially modified Tables 5.2 to 5.9 f(BCLK) is changed to f(CPU) Table 5.4 Description added in Parameter field of f(CPU); f(VCO) added Tables 5.5 to 5.7 and Tables 5.31 to 5.33 Description in XCOUT and Hysteresis in Parameter fields partially modified Table 5.7 and 5.33 Structure and standard values revised; items in Measurement Condition and NOTE added Table 5.8 Description in Parameter field and NOTE partially modified Table 5.9 and 5.10 Description in Parameter field and NOTE partially modified Tables 5.11 and 5.36 Description in Parameter field and standard value partially modified Tables 5.19 and 5.42 added Table 5.24 Values revised; Table 5.25 and 5.26 added Table 5.27 Titles modified; NOTE added Table 5.28 moved to the last table in Timing Requirements Table 5.29 NOTE 3 added; Table 26.30 NOTE 5 added Figures 5.3 to 5.6 Order rearranged; measurement condition modified Table 5.31 to 5.35 f(BCLK) revised to f(CPU) Table 5.47 Values revised; Table 5.48 and 5.49 added Table 5.50 Titles modified; NOTE added Table 5.51 Table moved to the last table in Timing Requirements Table 5.52 NOTE 3 added; Table 5.53 NOTE 5 added Figures 5.7 to 5.10 Order rearranged |
| 1.51 | Jul 31, 2008 | – | <p>All in this manual</p> <p>[description modified]</p> <ul style="list-style-type: none"> Title of group tables “(current table number / total tables)” added |
| | | 19 | <p>Overview</p> <ul style="list-style-type: none"> 1.5 Pin Descriptions Chapter and table title changed to Pin Functions Table 1.17 Supply voltage for AN0_0 to AN0_7, AN2_0 to AN2_7 modified |
| | | 21 | |

| REVISION HISTORY | | M32C/87 Group Datasheet | |
|------------------|------|-------------------------|---|
| Rev. | Date | Description | |
| | | Page | Summary |
| | | 46 | Special Function Registers (SFRs) • Table 4.20 A value of After Reset column in 03FFh modified |

All trademarks and registered trademarks are the property of their respective owners.

IEBus is a registered trademark of NEC Electronics Corporation.