



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


| Details | |
|----------------------------|--|
| | A abit to |
| Product Status | Active |
| Core Processor | AVR |
| Core Size | 8-Bit |
| Speed | 10MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 23 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 512 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-VFQFN Exposed Pad |
| Supplier Device Package | 32-VQFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atmega168v-10mur |




- Low Power Consumption
 - Active Mode:
 - 1 MHz, 1.8V: 240µA
 - 32 kHz, 1.8V: 15µA (including Oscillator)
 - Power-down Mode:
 - 0.1µA at 1.8V

1. Pin Configurations

Figure 1-1. Pinout ATmega48/88/168





1.1 Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

2. Overview

The ATmega48/88/168 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48/88/168 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48/88/168 provides the following features: 4K/8K/16K bytes of In-System Program-mable Flash with Read-While-Write capabilities, 256/512/512 bytes EEPROM, 512/1K/1K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48/88/168 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48/88/168 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

2.2 Comparison Between ATmega48, ATmega88, and ATmega168

The ATmega48, ATmega88 and ATmega168 differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

Table 2-1. Memory Size Summary

| Device | Flash | EEPROM | RAM | Interrupt Vector Size |
|-----------|-----------|-----------|-----------|----------------------------|
| ATmega48 | 4K Bytes | 256 Bytes | 512 Bytes | 1 instruction word/vector |
| ATmega88 | 8K Bytes | 512 Bytes | 1K Bytes | 1 instruction word/vector |
| ATmega168 | 16K Bytes | 512 Bytes | 1K Bytes | 2 instruction words/vector |

ATmega88 and ATmega168 support a real Read-While-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there.

In ATmega48, there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.

2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port B (PB7..0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 71 and "System Clock and Clock Options" on page 25.

2.3.4 Port C (PC5..0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

2.3.5 **PC6/RESET**

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 8-1 on page 44. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 75.

2.3.6 Port D (PD7..0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up





resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 78.

2.3.7 AV_{CC}

 AV_{CC} is the supply voltage pin for the A/D Converter, PC3..0, and ADC7..6. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that PC6..4 use digital supply voltage, V_{CC} .

2.3.8 AREF

AREF is the analog reference pin for the A/D Converter.

2.3.9 ADC7..6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7..6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

3. Register Summary

| | 1 | 1 | 1 | 1 | 1 | 1 | i e | | | r |
|------------------|----------------------|---------|---------|--------|--------------|------------------|----------------|-------------------|--------|---------|
| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| (0xFF) | Reserved | - | - | - | - | - | - | - | - | |
| (0xFE) | Reserved | - | _ | _ | _ | - | - | _ | _ | |
| (0xFD) | Reserved | - | _ | _ | _ | - | - | _ | _ | |
| (0xFC) | Reserved | _ | _ | _ | - | _ | _ | - | _ | |
| (0xFB) | Reserved | _ | _ | _ | - | _ | _ | - | _ | |
| (0xFA) | Reserved | _ | _ | _ | - | _ | _ | - | _ | |
| (0xF9) | Reserved | - | _ | _ | _ | - | - | - | - | |
| (0xF8) | Reserved | - | _ | _ | _ | - | - | - | - | |
| (0xF7) | Reserved | - | _ | _ | _ | - | - | - | - | |
| (0xF6) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xF5) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xF4) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xF3) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xF2) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xF1) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xF0) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xEF) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xEE) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xED) | Reserved | _ | _ | | _ | | _ | | | |
| (0xEC) | Reserved | _ | _ | _ | | | _ | | | |
| (0xEB) | Reserved | _ | _ | _ | _ | _ | _ | | | |
| (0xEA) | Reserved | _ | | | | _ | | | | |
| (0xEA) | Reserved | | | | | | | | | |
| (0xE8) | Reserved | _ | | | | | _ | | | |
| (0xE7) | Reserved | | | | | | _ | | | |
| (0xE7) | Reserved | | | | | | _ | | | |
| (0xE5) | Reserved | | | | | | | | | |
| ` ' | | _ | | _ | | _ | _ | | | |
| (0xE4) | Reserved | _ | | | | | | | | |
| (0xE3) (0xE2) | Reserved Reserved | _ | | | _ | | | | | |
| - '' | | | | | | | | | | |
| (0xE1) | Reserved | _ | _ | - | _ | - | - | _ | | |
| (0xE0) (0xDF) | Reserved | _ | _ | - | _ | _ | _ | | - | |
| | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xDE) | Reserved | _ | _ | - | _ | _ | - | _ | - | |
| (0xDD) | Reserved | _ | _ | - | _ | - | _ | _ | = | |
| (0xDC) | Reserved | _ | _ | - | _ | _ | - | = | = | |
| (0xDB) | Reserved | - | - | _ | _ | - | - | - | | |
| (0xDA) | Reserved | _ | - | _ | _ | _ | - | - | _ | |
| (0xD9) | Reserved | - | - | - | - | - | - | - | _ | |
| (0xD8) | Reserved | _ | _ | - | _ | - | - | _ | _ | |
| (0xD7) | Reserved | _ | _ | _ | _ | _ | - | _ | _ | |
| (0xD6) | Reserved | - | - | - | - | - | - | _ | - | |
| (0xD5) | Reserved | - | _ | - | _ | _ | - | _ | - | |
| (0xD4) | Reserved | - | _ | - | _ | _ | - | _ | - | |
| (0xD3) | Reserved | _ | _ | - | _ | - | - | - | - | |
| (0xD2) | Reserved | _ | _ | - | _ | - | - | _ | _ | |
| (0xD1) | Reserved | - | _ | - | - | - | _ | _ | - | |
| (0xD0) | Reserved | - | _ | - | - | - | - | - | - | |
| (0xCF) | Reserved | - | - | - | - | - | - | - | - | |
| (0xCE) | Reserved | - | - | - | - | - | - | - | - | |
| (0xCD) | Reserved | | _ | _ | _ | | _ | | | |
| (0xCC) | Reserved | - | - | - | - | - | - | - | - | |
| (0xCB) | Reserved | _ | _ | - | - | - | - | - | - | |
| (0xCA) | Reserved | - | - | - | - | - | - | - | - | |
| (0xC9) | Reserved | - | - | - | - | - | - | - | - | |
| (0xC8) | Reserved | - | - | - | - | - | - | - | - | |
| (0xC7) | Reserved | - | _ | - | - | - | - | - | - | |
| (0xC6) | UDR0 | | 1 | | USART I/O | Data Register | | | | 187 |
| (0xC5) | UBRR0H | | | | | | | ate Register High | | 191 |
| (0xC4) | UBRR0L | | | | USART Baud R | ate Register Low | | | | 191 |
| (0xC3) | Reserved | - | - | - | - | - | - | - | - | |
| (0xC2) | UCSR0C | UMSEL01 | UMSEL00 | UPM01 | UPM00 | USBS0 | UCSZ01 /UDORD0 | UCSZ00 / UCPHA0 | UCPOL0 | 189/203 |
| | LICCDOD | RXCIE0 | TXCIE0 | UDRIE0 | RXEN0 | TXEN0 | UCSZ02 | RXB80 | TXB80 | 188 |
| (0xC1) | UCSR0B | HACILO | TAGILO | ODITIE | HAEINU | TALINO | 003202 | HADOU | TADOU | 100 |





| (0x89) TWSR TWS7 TWS6 TWS5 TWS4 TWS3 - TWPS1 TWPS1 TWS8 TWS8 TWS8 TWS9 - TWPS1 TWS9 TWS9 | Bit 0 Page |
|---|--|
| (0x8E) | - 216 TWIE 213 215 TWGCE 216 TWPS0 215 - 213 |
| (0xBD) TWAMR | - 216 TWIE 213 215 TWGCE 216 TWPS0 215 - 213 |
| (0xBC) TWCR TWINT TWEA TWSTA TWSTO TWWC TWEN - | TWIE 213 215 TWGCE 216 TWPS0 215 213 - TCR2BUB 156 - 153 153 153 CS20 152 WGM20 149 - - - - - - - - - - - - - |
| OxBB TWDR | 215 TWGCE 216 TWPS0 215 213 - ICR2BUB 156 - 153 153 153 CS20 152 WGM20 149 |
| (0xBA) TWAR TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWA0 TWA0 TWA1 TWA2 TWA1 TWA2 TWA1 TWA3 TWA2 TWA1 TWA3 TWA2 TWA1 TWA3 TWA2 TWA1 TWA3 TWA2 TWA1 TWA2 TWA1 TWA2 TWA1 TWA2 TWA1 < | TWGCE 216 TWPS0 215 213 - ICR2BUB 156 - 153 153 153 CS20 152 WGM20 149 |
| (0xB8) TWBR 2-wire Serial Interface Bit Rate Register (0xB7) Reserved - - - - - - | 213 - ICR2BUB 156 - 153 153 153 153 CS20 152 WGM20 149 - - - - |
| (0x87) Reserved - < | - TCR2BUB 156 - 153 153 153 153 153 153 152 WGM20 149 |
| (0x86) ASSR - EXCLK AS2 TCN2UB OCR2AUB OCR2BUB TCR2AUB TC (0x85) Reserved - < | TCR2BUB 156 - 153 153 153 153 CS20 152 WGM20 149 |
| (0xB5) Reserved - < | - 153 153 153 153 153 153 152 WGM20 149 |
| Ox84 OCR2B | 153 153 CS20 152 WGM20 149 - - - |
| (0xB3) OCR2A Timer/Counter2 Output Compare Register A (0xB2) TCNT2 Timer/Counter2 (8-bit) (0xB1) TCCR2B FOC2A FOC2B — WGM22 CS22 CS21 (0xB0) TCCR2A COM2A1 COM2A0 COM2B1 COM2B0 — — WGM21 V (0xAF) Reserved — | 153 153 CS20 152 WGM20 149 - - - |
| TCNT2 | 153 CS20 152 WGM20 149 |
| (0xB1) TCCR2B FOC2A FOC2B — — WGM22 CS22 CS21 (0xB0) TCCR2A COM2A1 COM2A0 COM2B1 COM2B0 — — — WGM21 W (0xAF) Reserved — | CS20 152 WGM20 149 |
| (0xB0) TCCR2A COM2A1 COM2B0 COM2B0 - - WGM21 V (0xAF) Reserved - | WGM20 149 |
| (0xAF) Reserved - < | - - - |
| (0xAE) Reserved - < | - |
| (0xAD) Reserved - < | - |
| (0xAC) Reserved - < | - |
| (0xAB) Reserved - < | |
| (0xAA) Reserved - < | |
| (0xA9) Reserved - < | |
| (0xA8) Reserved (0xA7) Reserved | _ |
| (0xA7) Reserved | - |
| | _ |
| (0xA6) Reserved | _ |
| (0xA5) Reserved | - |
| (0xA4) Reserved | - |
| (0xA3) Reserved | - |
| (0xA2) Reserved | - |
| (0xA1) Reserved | - |
| (0xA0) Reserved | - |
| (0x9F) Reserved | - |
| (0x9E) Reserved | - |
| (0x9D) Reserved | - |
| (0x9C) Reserved | - |
| (0x9B) Reserved | _ |
| (0x9A) Reserved (0x99) Reserved | - |
| (0x3) Reserved | _ |
| (0x97) Reserved | _ |
| (0x96) Reserved | _ |
| (0x95) Reserved | _ |
| (0x94) Reserved | - |
| (0x93) Reserved | _ |
| (0x92) Reserved | - |
| (0x91) Reserved | - |
| (0x90) Reserved | - |
| (0x8F) Reserved | - |
| (0x8E) Reserved | - |
| (0x8D) Reserved | - |
| (0x8C) Reserved | - |
| (0x8B) OCR1BH Timer/Counter1 - Output Compare Register B High Byte | 132 |
| (0x8A) OCR1BL Timer/Counter1 - Output Compare Register B Low Byte | 132 |
| (0x89) OCR1AH Timer/Counter1 - Output Compare Register A High Byte | 132 |
| (0x88) OCR1AL Timer/Counter1 - Output Compare Register A Low Byte (0x87) ICR1H Timer/Counter1 - Input Capture Register High Byte | 132 133 |
| (0x87) ICR1H Timer/Counter1 - Input Capture Register High Byte (0x86) ICR1L Timer/Counter1 - Input Capture Register Low Byte | 133 |
| (0x85) TCNT1H Timer/Counter1 - Input Capture Register Low byte | 132 |
| (0x84) TCNT1L Timer/Counter1 - Counter Register Low Byte | 132 |
| (0x83) Reserved | - |
| (0x82) TCCR1C FOC1A FOC1B | - 131 |
| (0x81) TCCR1B ICNC1 ICES1 - WGM13 WGM12 CS12 CS11 | CS10 130 |
| | WGM10 128 |
| | AINOD 238 |
| | ADC0D 254 |



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|----------|--------|--------|--------|--------|--------|--------|--------|--------|------|
| 0x1B (0x3B) | PCIFR | _ | _ | _ | _ | _ | PCIF2 | PCIF1 | PCIF0 | |
| 0x1A (0x3A) | Reserved | - | _ | - | - | - | - | - | - | |
| 0x19 (0x39) | Reserved | - | - | - | - | - | - | - | - | |
| 0x18 (0x38) | Reserved | - | _ | - | - | - | - | - | - | |
| 0x17 (0x37) | TIFR2 | - | - | - | - | - | OCF2B | OCF2A | TOV2 | 154 |
| 0x16 (0x36) | TIFR1 | - | - | ICF1 | - | - | OCF1B | OCF1A | TOV1 | 134 |
| 0x15 (0x35) | TIFR0 | _ | _ | _ | _ | _ | OCF0B | OCF0A | TOV0 | |
| 0x14 (0x34) | Reserved | - | - | - | - | - | - | - | - | |
| 0x13 (0x33) | Reserved | - | - | - | - | - | - | - | - | |
| 0x12 (0x32) | Reserved | - | _ | - | - | - | - | - | - | |
| 0x11 (0x31) | Reserved | - | - | - | - | - | - | - | - | |
| 0x10 (0x30) | Reserved | - | _ | | - | - | - | - | - | |
| 0x0F (0x2F) | Reserved | _ | _ | _ | _ | _ | - | _ | - | |
| 0x0E (0x2E) | Reserved | - | - | - | - | - | - | - | - | |
| 0x0D (0x2D) | Reserved | - | - | - | - | - | - | - | - | |
| 0x0C (0x2C) | Reserved | _ | _ | _ | _ | _ | - | _ | - | |
| 0x0B (0x2B) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 81 |
| 0x0A (0x2A) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 81 |
| 0x09 (0x29) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 82 |
| 0x08 (0x28) | PORTC | - | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 81 |
| 0x07 (0x27) | DDRC | - | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | 81 |
| 0x06 (0x26) | PINC | _ | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | 81 |
| 0x05 (0x25) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 81 |
| 0x04 (0x24) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | 81 |
| 0x03 (0x23) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | 81 |
| 0x02 (0x22) | Reserved | _ | _ | - | _ | - | - | - | - | |
| 0x01 (0x21) | Reserved | - | _ | | - | - | - | - | - | |
| 0x0 (0x20) | Reserved | - | _ | - | - | - | - | - | - | |

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48/88/168 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
- 5. Only valid for ATmega88/168

4. Instruction Set Summary

| ARITHMETIC AND LO ADD ADC | | Description | Operation | Flags | #Clocks |
|---------------------------------|------------------|--|--|--------------------|------------|
| | GIC INSTRUCTIONS | S | | • | |
| ADC | Rd, Rr | Add two Registers | Rd ← Rd + Rr | Z,C,N,V,H | 1 |
| | Rd, Rr | Add with Carry two Registers | $Rd \leftarrow Rd + Rr + C$ | Z,C,N,V,H | 1 |
| ADIW | Rdl,K | Add Immediate to Word | Rdh:Rdl ← Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | Rd ← Rd - Rr | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | Rd ← Rd - K | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | Rd ← Rd - Rr - C | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | Rd ← Rd - K - C | Z,C,N,V,H | 1 |
| SBIW | Rdl,K | Subtract Immediate from Word | Rdh:Rdl ← Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | Rd ← Rd • Rr | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | Rd ← Rd • K | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | Rd ← Rd v Rr | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | Rd ← Rd v K | Z,N,V | 1 |
| EOR COM | Rd, Rr Rd | Exclusive OR Registers | Rd ← Rd ⊕ Rr | Z,N,V | 1 |
| | - | One's Complement | Rd ← 0xFF – Rd | Z,C,N,V | |
| NEG SBR | Rd,K | Two's Complement | $Rd \leftarrow 0x00 - Rd$ $Rd \leftarrow Rd \vee K$ | Z,C,N,V,H Z,N,V | 1 |
| CBR | Rd,K | Set Bit(s) in Register Clear Bit(s) in Register | $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \bullet (0xFF - K)$ | Z,N,V | 1 |
| INC | Rd Rd | .,, - | $Rd \leftarrow Rd + 1$ | Z,N,V | 1 |
| DEC | Rd | Increment Decrement | Rd ← Rd − 1 | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | Rd ← Rd • Rd | Z,N,V | 1 |
| CLR | Rd | Clear Register | Rd ← Rd ⊕ Rd | Z,N,V | 1 |
| SER | Rd | Set Register | Rd ← 0xFF | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | R1:R0 ← Rd x Rr | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | R1:R0 ← Rd x Rr | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | R1:R0 ← (Rd x Rr) << 1 | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | R1:R0 ← (Rd x Rr) << 1 | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | R1:R0 ← (Rd x Rr) << 1 | Z,C | 2 |
| BRANCH INSTRUCTI | | | | . –,- | _ |
| RJMP | k | Relative Jump | PC ← PC + k + 1 | None | 2 |
| IJMP | | Indirect Jump to (Z) | PC ← Z | None | 2 |
| JMP ⁽¹⁾ | k | Direct Jump | PC ← k | None | 3 |
| RCALL | k | Relative Subroutine Call | PC ← PC + k + 1 | None | 3 |
| ICALL | | Indirect Call to (Z) | PC ← Z | None | 3 |
| CALL ⁽¹⁾ | k | Direct Subroutine Call | PC ← k | None | 4 |
| RET | | Subroutine Return | PC ← STACK | None | 4 |
| RETI | | Interrupt Return | PC ← STACK | 1 | 4 |
| CPSE | Rd,Rr | Compare, Skip if Equal | if (Rd = Rr) PC ← PC + 2 or 3 | None | 1/2/3 |
| CP | Rd,Rr | Compare | Rd – Rr | Z, N,V,C,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd – Rr – C | Z, N,V,C,H | 1 |
| CPI | Rd,K | Compare Register with Immediate | Rd – K | Z, N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if (Rr(b)=0) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register is Set | if (Rr(b)=1) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if (P(b)=0) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if (P(b)=1) PC ← PC + 2 or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC←PC+k + 1 | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) = 0) then PC←PC+k + 1 | None | 1/2 |
| BREQ | k | Branch if Equal | if (Z = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRNE | k | Branch if Not Equal | if (Z = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRCS | k | Branch if Carry Classed | if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if (C = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if (C = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRLO | k | Branch if Lower Branch if Minus | if (C = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRMI BRPL | k k | Branch if Minus Branch if Plus | if (N = 1) then PC ← PC + k + 1 | None | 1/2 1/2 |
| DITEL | k k | | if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ | None None | 1/2 |
| BBGE | k | Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed | if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRGE BBLT | | Branch if Half Carry Flag Set | if (H = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRLT | k | Dianori II Fian Carry Fiad Ott | | INOTIC | 1/4 |
| BRLT BRHS | k | , , | if $(H = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/9 |
| BRHS BRHC | k | Branch if Half Carry Flag Cleared | if (H = 0) then PC ← PC + k + 1 | None None | 1/2 |
| BRHS BRHC BRTS | k k | Branch if Half Carry Flag Cleared Branch if T Flag Set | if (T = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRHS BRHC | k | Branch if Half Carry Flag Cleared | | | |





| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|--------------------|-------------------|---|--|-----------------|---------|
| BRIE | k | Branch if Interrupt Enabled | if (I = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if (I = 0) then PC ← PC + k + 1 | None | 1/2 |
| BIT AND BIT-TEST I | NSTRUCTIONS | | | |) |
| SBI | P,b | Set Bit in I/O Register | I/O(P,b) ← 1 | None | 2 |
| CBI | P,b | Clear Bit in I/O Register | I/O(P,b) ← 0 | None | 2 |
| LSL | Rd | Logical Shift Left | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$ | Z,C,N,V | 1 |
| LSR | Rd | Logical Shift Right | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$ | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right Through Carry | $Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | Rd(n) ← Rd(n+1), n=06 | Z,C,N,V | 1 |
| SWAP BSET | Rd s | Swap Nibbles | $Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$ $SREG(s) \leftarrow 1$ | None SREG(s) | 1 |
| BCLR | s | Flag Set Flag Clear | $SREG(s) \leftarrow 0$ $SREG(s) \leftarrow 0$ | SREG(s) | 1 |
| BST | Rr, b | Bit Store from Register to T | T ← Rr(b) | T | 1 |
| BLD | Rd, b | Bit load from T to Register | $Rd(b) \leftarrow T$ | None | 1 |
| SEC | | Set Carry | C ← 1 | С | 1 |
| CLC | | Clear Carry | C ← 0 | С | 1 |
| SEN | | Set Negative Flag | N ← 1 | N | 1 |
| CLN | | Clear Negative Flag | N ← 0 | N | 1 |
| SEZ | | Set Zero Flag | Z ← 1 | Z | 1 |
| CLZ | | Clear Zero Flag | Z ← 0 | Z | 1 |
| SEI | | Global Interrupt Enable | I ← 1 | 1 | 1 |
| CLI | | Global Interrupt Disable | 1←0 | 1 | 1 |
| SES | | Set Signed Test Flag | S ← 1 | S | 1 |
| CLS | | Clear Signed Test Flag | S ← 0 | S V | 1 |
| SEV CLV | | Set Twos Complement Overflow. Clear Twos Complement Overflow | V ← 1 V ← 0 | V | 1 |
| SET | | Set T in SREG | V ← 0 T ← 1 | T | 1 |
| CLT | | Clear T in SREG | T ← 0 | T | 1 |
| SEH | | Set Half Carry Flag in SREG | H ← 1 | Н | 1 |
| CLH | | Clear Half Carry Flag in SREG | H ← 0 | Н | 1 |
| DATA TRANSFER IN | NSTRUCTIONS | | | |) |
| MOV | Rd, Rr | Move Between Registers | Rd ← Rr | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | Rd+1:Rd ← Rr+1:Rr | None | 1 |
| LDI | Rd, K | Load Immediate | Rd ← K | None | 1 |
| LD | Rd, X | Load Indirect | $Rd \leftarrow (X)$ | None | 2 |
| LD | Rd, X+ | Load Indirect and Post-Inc. | $Rd \leftarrow (X), X \leftarrow X + 1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $X \leftarrow X - 1$, $Rd \leftarrow (X)$ | None | 2 |
| LD LD | Rd, Y | Load Indirect | $Rd \leftarrow (Y)$ | None | 2 |
| LD | Rd, Y+ Rd, - Y | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. | $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ | None None | 2 |
| LDD | Rd,Y+q | Load Indirect and Fre-Dec. Load Indirect with Displacement | $Rd \leftarrow (Y + q)$ | None | 2 |
| LD | Rd, Z | Load Indirect | $Rd \leftarrow (Z)$ | None | 2 |
| LD | Rd, Z+ | Load Indirect and Post-Inc. | $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$ | None | 2 |
| LDD | Rd, Z+q | Load Indirect with Displacement | $Rd \leftarrow (Z + q)$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | Rd ← (k) | None | 2 |
| ST | X, Rr | Store Indirect | (X) ← Rr | None | 2 |
| ST | X+, Rr | Store Indirect and Post-Inc. | $(X) \leftarrow Rr, X \leftarrow X + 1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $X \leftarrow X - 1$, $(X) \leftarrow Rr$ | None | 2 |
| ST | Y, Rr | Store Indirect | (Y) ← Rr | None | 2 |
| ST | Y+, Rr | Store Indirect and Post-Inc. | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ | None | 2 |
| ST | - Y, Rr | Store Indirect with Displacement | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ | None | 2 |
| STD | Y+q,Rr | Store Indirect with Displacement | (Y + q) ← Rr | None | 2 |
| ST | Z, Rr Z+, Rr | Store Indirect Store Indirect and Post-Inc. | $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ | None None | 2 |
| ST | -Z, Rr | Store Indirect and Post-Inc. Store Indirect and Pre-Dec. | $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ | None | 2 |
| STD | Z+q,Rr | Store Indirect with Displacement | $(Z+q) \leftarrow Rr$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | (k) ← Rr | None | 2 |
| LPM | , | Load Program Memory | $R0 \leftarrow (Z)$ | None | 3 |
| LPM | Rd, Z | Load Program Memory | Rd ← (Z) | None | 3 |
| LPM | Rd, Z+ | Load Program Memory and Post-Inc | $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 3 |
| SPM | | Store Program Memory | (Z) ← R1:R0 | None | - |
| IN | Rd, P | In Port | Rd ← P | None | 1 |
| OUT | P, Rr | Out Port | P ← Rr | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK ← Rr | None | 2 |

ATmega48/88/168

| Mnemonics | Operands | Description | Operation | Flags | #Clocks | | |
|--------------------------|----------|-------------------------|--|-------|---------|--|--|
| POP | Rd | Pop Register from Stack | Rd ← STACK | None | 2 | | |
| MCU CONTROL INSTRUCTIONS | | | | | | | |
| NOP | | No Operation | | None | 1 | | |
| SLEEP | | Sleep | (see specific descr. for Sleep function) | None | 1 | | |
| WDR | | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 | | |
| BREAK | | Break | For On-chip Debug Only | None | N/A | | |

Note: 1. These instructions are only available in ATmega168.



5.2 ATmega88

| Speed (MHz) | Power Supply | Ordering Code | Package ⁽¹⁾ | Operational Range |
|-------------------|--------------|-------------------------------|------------------------|-------------------|
| | | ATmega88V-10AI | 32A | |
| | | ATmega88V-10PI | 28P3 | |
| 10 ⁽³⁾ | 10 55 | ATmega88V-10MI | 32M1-A | Industrial |
| 10(4) | 1.8 - 5.5 | ATmega88V-10AU ⁽²⁾ | 32A | (-40°C to 85°C) |
| | | ATmega88V-10PU ⁽²⁾ | 28P3 | |
| | | ATmega88V-10MU ⁽²⁾ | 32M1-A | |
| | 2.7 - 5.5 | ATmega88-20AI | 32A | |
| | | ATmega88-20PI | 28P3 | |
| 20 ⁽³⁾ | | ATmega88-20MI | 32M1-A | Industrial |
| | | ATmega88-20AU ⁽²⁾ | 32A | (-40°C to 85°C) |
| | | ATmega88-20PU ⁽²⁾ | 28P3 | |
| | | ATmega88-20MU ⁽²⁾ | 32M1-A | |

Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-2 on page 302 and Figure 26-3 on page 302.

| | Package Type |
|--------|---|
| 32A | 32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) |
| 28P3 | 28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| 32M1-A | 32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |





5.3 ATmega168

| Speed (MHz) ⁽³⁾ | Power Supply | Ordering Code | Package ⁽¹⁾ | Operational Range |
|----------------------------|--------------|--------------------------------|------------------------|-------------------|
| | | ATmega168V-10AI | 32A | |
| | | ATmega168V-10PI | 28P3 | |
| 10 | 1.8 - 5.5 | ATmega168V-10MI | 32M1-A | Industrial |
| 10 | 1.6 - 5.5 | ATmega168V-10AU ⁽²⁾ | 32A | (-40°C to 85°C) |
| | | ATmega168V-10PU ⁽²⁾ | 28P3 | |
| | | ATmega168V-10MU ⁽²⁾ | 32M1-A | |
| | | ATmega168-20AI | 32A | |
| | 2.7 - 5.5 | ATmega168-20PI | 28P3 | |
| 00 | | ATmega168-20MI | 32M1-A | Industrial |
| 20 | | ATmega168-20AU ⁽²⁾ | 32A | (-40°C to 85°C) |
| | | ATmega168-20PU ⁽²⁾ | 28P3 | |
| | | ATmega168-20MU ⁽²⁾ | 32M1-A | |


Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-2 on page 302 and Figure 26-3 on page 302.

| | Package Type |
|--------|---|
| 32A | 32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) |
| 28P3 | 28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| 32M1-A | 32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

6. Packaging Information

6.1 32A



COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|----------|------|------|--------|
| Α | _ | _ | 1.20 | |
| A1 | 0.05 | _ | 0.15 | |
| A2 | 0.95 | 1.00 | 1.05 | |
| D | 8.75 | 9.00 | 9.25 | |
| D1 | 6.90 | 7.00 | 7.10 | Note 2 |
| E | 8.75 | 9.00 | 9.25 | |
| E1 | 6.90 | 7.00 | 7.10 | Note 2 |
| В | 0.30 | _ | 0.45 | |
| С | 0.09 | _ | 0.20 | |
| L | 0.45 | _ | 0.75 | |
| е | 0.80 TYP | | | |

10/5/2001

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

TITLE

3. Lead coplanarity is 0.10 mm maximum.

2325 Orchard Parkway San Jose, CA 95131


32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


| DRAWING NO. | REV. |
|-------------|------|
| 32A | В |






6.2 28P3







Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)


| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|-----------|-----|--------|--------|
| Α | _ | _ | 4.5724 | |
| A1 | 0.508 | _ | _ | |
| D | 34.544 | _ | 34.798 | Note 1 |
| Е | 7.620 | _ | 8.255 | |
| E1 | 7.112 | _ | 7.493 | Note 1 |
| В | 0.381 | _ | 0.533 | |
| B1 | 1.143 | _ | 1.397 | |
| B2 | 0.762 | _ | 1.143 | |
| L | 3.175 | _ | 3.429 | |
| С | 0.203 | _ | 0.356 | |
| eВ | _ | _ | 10.160 | |
| е | 2.540 TYP | | | |

09/28/01

2325 Orchard Parkway San Jose, CA 95131

TITLE $\bf 28P3, \, 28\text{-lead} \, (0.300\mbox{"}/7.62 \; mm \, Wide)$ Plastic Dual Inline Package (PDIP) DRAWING NO. REV. 28P3 В

6.3 32M1-A







7. Errata

7.1 Errata ATmega48

The revision letter in this section refers to the revision of the ATmega48 device.

7.1.1 Rev A

- Wrong values read after Erase Only operation
- Watchdog Timer Interrupt disabled
- Start-up time with Crystal Oscillator is higher than expected
- High Power Consumption in Power-down with External Clock
- · Asynchronous Oscillator does not stop in Power-down

1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

2. Watchdog Timer Interrupt disabled

If the watchdog timer interrupt flag is not cleared before a new timeout occurs, the watchdog will be disabled, and the interrupt flag will automatically be cleared. This is only applicable in interrupt only mode. If the Watchdog is configured to reset the device in the watchdog time-out following an interrupt, the device works correctly.

Problem fix / Workaround

Make sure there is enough time to always service the first timeout event before a new watchdog timeout occurs. This is done by selecting a long enough time-out period.

3. Start-up time with Crystal Oscillator is higher than expected

The clock counting part of the start-up time is about 2 times higher than expected for all start-up periods when running on an external Crystal. This applies only when waking up by reset. Wake-up from power down is not affected. For most settings, the clock counting parts is a small fraction of the overall start-up time, and thus, the problem can be ignored. The exception is when using a very low frequency crystal like for instance a 32 kHz clock crystal.

Problem fix / Workaround

No known workaround.

4. High Power Consumption in Power-down with External Clock

The power consumption in power down with an active external clock is about 10 times higher than when using internal RC or external oscillators.

Problem fix / Workaround

Stop the external clock when the device is in power down.

5. Asynchronous Oscillator does not stop in Power-down

The Asynchronous oscillator does not stop when entering power down mode. This leads to higher power consumption than expected.

Problem fix / Workaround

Manually disable the asynchronous timer before entering power down.

7.2 Errata ATmega88

The revision letter in this section refers to the revision of the ATmega88 device.

7.2.1 Rev. A

- Writing to EEPROM does not work at low Operating Voltages
- · Part may hang in reset

1. Writing to EEPROM does not work at low operating voltages

Writing to the EEPROM does not work at low voltages.

Problem Fix/Workaround

Do not write the EEPROM at voltages below 4.5 Volts.

This will be corrected in rev. B.

2. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

7.2.2 Rev. D

No errata.





7.3 Errata ATmega168

The revision letter in this section refers to the revision of the ATmega168 device.

7.3.1 Rev A

- Wrong values read after Erase Only operation
- · Part may hang in reset

1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

2. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

7.3.2 Rev B

No errata.

7.3.3 Rev C

22

No errata.



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, AVR[®], and AVR Studio[®] are registered trademarks, and Everywhere You AreSM are the trademarks of Atmel Corporation or its subsidiaries. Microsoft[®], Windows[®], Windows NT[®], and Windows XP[®] are the registered trademarks of Microsoft Corporation. Other terms and product names may be trademarks of others.

