



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	23
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega88-20aur




- Low Power Consumption
 - Active Mode:
 - 1 MHz, 1.8V: 240µA
 - 32 kHz, 1.8V: 15µA (including Oscillator)
 - Power-down Mode:
 - 0.1µA at 1.8V

1. Pin Configurations

Figure 1-1. Pinout ATmega48/88/168





1.1 Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

2. Overview

The ATmega48/88/168 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48/88/168 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48/88/168 provides the following features: 4K/8K/16K bytes of In-System Program-mable Flash with Read-While-Write capabilities, 256/512/512 bytes EEPROM, 512/1K/1K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48/88/168 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48/88/168 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

2.2 Comparison Between ATmega48, ATmega88, and ATmega168

The ATmega48, ATmega88 and ATmega168 differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

Table 2-1. Memory Size Summary

Device	Flash	EEPROM	EPROM RAM Interrupt Vector Size	
ATmega48	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector
ATmega88	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector
ATmega168	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector

ATmega88 and ATmega168 support a real Read-While-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there.

In ATmega48, there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.

2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port B (PB7..0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 71 and "System Clock and Clock Options" on page 25.

2.3.4 Port C (PC5..0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

2.3.5 **PC6/RESET**

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 8-1 on page 44. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 75.

2.3.6 Port D (PD7..0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up





resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 78.

2.3.7 AV_{CC}

 AV_{CC} is the supply voltage pin for the A/D Converter, PC3..0, and ADC7..6. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that PC6..4 use digital supply voltage, V_{CC} .

2.3.8 AREF

AREF is the analog reference pin for the A/D Converter.

2.3.9 ADC7..6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7..6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

3. Register Summary

	1	1	1	1	1	1	i e			r
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	-	-	-	-	-	-	-	
(0xFE)	Reserved	-	_	_	_	-	-	_	_	
(0xFD)	Reserved	-	_	_	_	-	-	_	_	
(0xFC)	Reserved	_	_	_	-	_	_	-	_	
(0xFB)	Reserved	_	_	_	-	_	_	-	_	
(0xFA)	Reserved	_	_	_	-	_	_	-	_	
(0xF9)	Reserved	-	_	_	_	-	-	-	-	
(0xF8)	Reserved	-	_	_	_	-	-	-	-	
(0xF7)	Reserved	-	_	_	_	-	-	-	-	
(0xF6)	Reserved	_	_	_	_	_	_	_	_	
(0xF5)	Reserved	_	_	_	_	_	_	_	_	
(0xF4)	Reserved	_	_	_	_	_	_	_	_	
(0xF3)	Reserved	_	_	_	_	_	_	_	_	
(0xF2)	Reserved	_	_	_	_	_	_	_	_	
(0xF1)	Reserved	_	_	_	_	_	_	_	_	
(0xF0)	Reserved	_	_	_	_	_	_	_	_	
(0xEF)	Reserved	_	_	_	_	_	_	_	_	
(0xEE)	Reserved	_	_	_	_	_	_	_	_	
(0xED)	Reserved	_	_		_		_			
(0xEC)	Reserved	_	_	_			_			
(0xEB)	Reserved	_	_	_	_	_	_			
(0xEA)	Reserved	_				_				
(0xEA)	Reserved									
(0xE8)	Reserved	_					_			
(0xE7)	Reserved						_			
(0xE7)	Reserved						_			
(0xE5)	Reserved									
` '		_		_		_	_			
(0xE4)	Reserved	_								
(0xE3) (0xE2)	Reserved Reserved	_			_					
- ''										
(0xE1)	Reserved	_	_	-	_	-	-	_		
(0xE0) (0xDF)	Reserved	_	_	_	_	_	_		-	
	Reserved	_	_	_	_	_	_	_	_	
(0xDE)	Reserved	_	_	-	-	_	-	_	-	
(0xDD)	Reserved	_	_	_	_	-	_	_	=	
(0xDC)	Reserved	_	_	-	_	_	-	=	=	
(0xDB)	Reserved	-	-	_	_	-	-	-		
(0xDA)	Reserved	_	-	_	_	_	-	-	_	
(0xD9)	Reserved	-	-	-	-	-	-	-	_	
(0xD8)	Reserved	_	_	-	_	-	-	_	_	
(0xD7)	Reserved	_	_	_	_	_	-	_	_	
(0xD6)	Reserved	-	-	-	-	-	-	_	-	
(0xD5)	Reserved	-	_	-	_	-	-	_	-	
(0xD4)	Reserved	-	_	-	_	-	-	_	-	
(0xD3)	Reserved	_	_	-	_	-	-	-	-	
(0xD2)	Reserved	_	_	-	_	-	-	_	_	
(0xD1)	Reserved	-	_	-	-	-	_	_	-	
(0xD0)	Reserved	-	_	-	-	-	-	-	-	
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE)	Reserved	-	-	-	-	-	-	-	-	
(0xCD)	Reserved		_	_	_		_			
(0xCC)	Reserved	-	-	-	-	-	-	-	-	
(0xCB)	Reserved	_	_	-	-	-	-	-	-	
(0xCA)	Reserved	-	-	-	-	-	-	-	-	
(0xC9)	Reserved	-	-	-	-	-	-	-	-	
(0xC8)	Reserved	-	-	-	-	-	-	-	-	
(0xC7)	Reserved	-	_	-	-	-	-	-	-	
(0xC6)	UDR0		1		USART I/O	Data Register				187
(0xC5)	UBRR0H							ate Register High		191
(0xC4)	UBRR0L				USART Baud R	ate Register Low				191
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01 /UDORD0	UCSZ00 / UCPHA0	UCPOL0	189/203
	LICCDOD	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	188
(0xC1)	UCSR0B	HACILO	TAGILO	ODITIE	HAEINU	TALINO	003202	HADOU	TADOU	100



ATmega48/88/168

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
				Bit 0	Bit 4				Dit 0	i ugc
(0x7D) (0x7C)	Reserved ADMUX	REFS1	REFS0	ADLAR	_	MUX3	– MUX2	MUX1	MUX0	250
(0x7C) (0x7B)	ADCSRB	- -	ACME	ADLAN –	_	-	ADTS2	ADTS1	ADTS0	253
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	251
(0x79)	ADCH			I.	ADC Data Reg	gister High byte				253
(0x78)	ADCL				ADC Data Reg	gister Low byte				253
(0x77)	Reserved	-	-		_	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	_	-	-	
(0x73)	Reserved Reserved	_	_	_	_	_	_	_	_	
(0x72) (0x71)	Reserved				_	_	-	_	_	
(0x71)	TIMSK2	_	_	_	_	_	OCIE2B	OCIE2A	TOIE2	154
(0x6F)	TIMSK1	_	_	ICIE1	_	_	OCIE1B	OCIE1A	TOIE1	133
(0x6E)	TIMSK0	_	-	_	_	_	OCIE0B	OCIE0A	TOIE0	104
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	87
(0x6C)	PCMSK1	-	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	87
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	87
(0x6A)	Reserved	-	-	_	-	-	-	-	-	
(0x69)	EICRA	_	-	_	_	ISC11	ISC10	ISC01	ISC00	84
(0x68) (0x67)	PCICR Reserved	_	_	_	-	-	PCIE2	PCIE1	PCIE0	
(0x67) (0x66)	OSCCAL	_	_	_	Oscillator Calib	ration Register	_	_	_	32
(0x65)	Reserved	_	_	_	-	–	_	_	_	02
(0x64)	PRR	PRTWI	PRTIM2	PRTIM0	_	PRTIM1	PRSPI	PRUSART0	PRADC	40
(0x63)	Reserved	-	-	=	_	=	=	=	_	-
(0x62)	Reserved	_	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	35
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	52
0x3F (0x5F)	SREG	ı	Т	Н	S	V	N	Z	С	9
0x3E (0x5E)	SPH	- 0D7	-	-	- OD4	-	(SP10) ^{5.}	SP9	SP8	11
0x3D (0x5D) 0x3C (0x5C)	SPL Reserved	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3B (0x5B)	Reserved				_					
0x3A (0x5A)	Reserved	_	_	_	_	_	_	_	_	
0x39 (0x59)	Reserved	-	-	-	-	=	=	-	_	
0x38 (0x58)	Reserved	-	_	_	_	-	-	_	_	
0x37 (0x57)	SPMCSR	SPMIE	(RWWSB) ^{5.}	-	(RWWSRE) ^{5.}	BLBSET	PGWRT	PGERS	SELFPRGEN	269
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	
0x35 (0x55)	MCUCR	-	-	-	PUD	-	-	IVSEL	IVCE	
0x34 (0x54)	MCUSR	_	-	-	_	WDRF	BORF	EXTRF	PORF	07
0x33 (0x53)	SMCR	_	-	-	_	SM2	SM1	SM0	SE	37
0x32 (0x52) 0x31 (0x51)	Reserved Reserved		_	_	_	_		_	_	
0x31 (0x51) 0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	236
0x2F (0x4F)	Reserved	-	-	-	-	-	-	-	-	
0x2E (0x4E)	SPDR				SPI Data	Register				166
0x2D (0x4D)	SPSR	SPIF	WCOL	-	_	-	-	-	SPI2X	166
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	164
0x2B (0x4B)	GPIOR2					se I/O Register 2				24
0x2A (0x4A)	GPIOR1					e I/O Register 1				24
0x29 (0x49)	Reserved	-	-					-	_	
0x28 (0x48) 0x27 (0x47)	OCR0B OCR0A				mer/Counter0 Outpo					
0x27 (0x47) 0x26 (0x46)	TCNT0		Timer/Counter0 Output Compare Register A Timer/Counter0 (8-bit)							
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	_	- Timer/Cou	WGM02	CS02	CS01	CS00	
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0		-	WGM01	WGM00	
0x23 (0x43)	GTCCR	TSM	-	=	-	-	_	PSRASY	PSRSYNC	137/158
0x22 (0x42)	EEARH			(1	EEPROM Address I	Register High Byt	e) ^{5.}			19
0x21 (0x41)	EEARL		EEPROM Address Register Low Byte					19		
0x20 (0x40)	EEDR					ata Register				19
0x1F (0x3F)	EECR	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	19
0x1E (0x3E)	GPIOR0				General Purpos	e I/O Register 0		Τ		24
			_	_		_	_	INT1	INT0	85
0x1D (0x3D) 0x1C (0x3C)	EIMSK EIFR	_	_		_			INTF1	INTF0	85





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	_	_	_	_	_	PCIF2	PCIF1	PCIF0	
0x1A (0x3A)	Reserved	-	_	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	_	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2B	OCF2A	TOV2	154
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	134
0x15 (0x35)	TIFR0	_	_	_	_	_	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	_	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	_		-	-	-	-	-	
0x0F (0x2F)	Reserved	_	_	_	_	_	-	_	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	_	_	_	_	_	-	_	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	81
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	81
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	82
0x08 (0x28)	PORTC	-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	81
0x07 (0x27)	DDRC	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	81
0x06 (0x26)	PINC	_	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	81
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	81
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	81
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	81
0x02 (0x22)	Reserved	_	_	-	_	-	-	-	-	
0x01 (0x21)	Reserved	-	_		-	-	-	-	-	
0x0 (0x20)	Reserved	-	_	-	-	-	-	-	-	

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48/88/168 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
- 5. Only valid for ATmega88/168

4. Instruction Set Summary

BAUN	Mnemonics	Operands	Description	Operation	Flags	#Clocks
App	ARITHMETIC AND LO	OGIC INSTRUCTIONS	S		•	
ADMIN Bulk	ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
SUBJIE Ris K Subtened Contented from Register Ris - Ris K SUBSTANCE CONTENT FOR Register Ris - Ris K SUBSTANCE CONTENT FOR REGISTER Ris - Ris K SUBSTANCE CONTENT FOR REGISTER Ris - Ris K C C C C C C C C C	ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
SUBSIDER	ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SBC No. Fit Subtest with Carry two Registers No. + Ro Ro C Z.C.N.V.H 1	SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SEDIV Maj.K Subtest with Carry Constants from Page Nat. Fin. S. C. Z.C.N.V.H 1	SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBMV Rd.K Subtract Immediate from Word Rd. Rd Rd. Pd. Z.N.V 1		Rd, Rr	Subtract with Carry two Registers		Z,C,N,V,H	· · · · · · · · · · · · · · · · · · ·
AND			·	i		1
ANDI		,				2
ORI Pilk IR Logical OR Registers Rid ← Rid V K Z.N.V 1 60R1 Rid KR Logical OR Registers Rid + Rid € R Z.N.V 1 60R1 Rid RR Exclusive OR Registers Rid + Rid € R Z.N.V 1 1 RG Rid Two Complement Rid ← oxo − Rid Z.C.N.V 1 1 RG Rid Two Complement Rid ← oxo − Rid Z.C.N.V 1 1 RG Rid Two Complement Rid ← oxo − Rid Z.C.N.V 1 1 RG Rid No. Sel Bill(s) in Register Rid + Rid × K Z.N.V 1 1 RG Rid Comment Rid +		,				
DRI				i		
Excision		,				
DOM						
SPEC Ref			•			
SBR			,			
CBR			·			
DRC Rd				i		
DECC Rd			.,, -	i :		
SET Rd						· · · · · · · · · · · · · · · · · · ·
SER Rd				i		
SEFR Rd Sef Register Rd - ∞FF None 1						
MULS						
MULSU			<u> </u>			2
Multiply Signed with Unsigned	+		., .	i		
FMULL Rd, Rr						2
FANULS				-		2
Factional Multiply Signed with Unsigned R1:R0 ← (Rix Rr) << 1 Z.C 2 2 3 3 3 3 3 3 3 3		,	1,7	` ′ .		2
BANCH INSTRUCTIONS		,				2
UMP	•				, -,-	_
UMP	RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
MPP			·			2
CALL Indirect Call to (Z)	JMP ⁽¹⁾	k		PC ← k	None	3
CALL ⁽¹⁾ k Direct Subroutine Call PC ← k None 44 RET Subroutine Returm PC ← STACK None 4 RETI Interrupt Returm PC ← STACK 1 4 CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None 1/2 CP Rd,Rr Compare with Carry Rd – Rr Z, N,V,C,H 1 CPC Rd,Rr Compare with Carry Rd – Rr – C Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2 SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=0) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + C + C + C + K + 1 None 1/2 <td< td=""><td>RCALL</td><td>k</td><td>Relative Subroutine Call</td><td>PC ← PC + k + 1</td><td>None</td><td>3</td></td<>	RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
RETI	ICALL		Indirect Call to (Z)	PC ← Z	None	3
RETI	CALL ⁽¹⁾	k	Direct Subroutine Call	PC ← k	None	4
CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None 1/2 CP Rd,Rr Compare Rd - Rr Z, N,V,C,H 1 CPC Rd,Rr Compare with Carry Rd - Rr - C Z, N,V,C,H 1 CPI Rd,K Compare Register with Immediate Rd - K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2 SBRS Rr, b Skip if Bit in I/O Register Cleared if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 SBRS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 SBRS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared	RET		Subroutine Return	PC ← STACK	None	4
CP Rd,Rr Compare Rd − Rr Z, N,V,C,H 1 CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared If (Rr(b)=0) PC ← PC + 2 or 3 None 1/2 SBRS Rr, b Skip if Bit in Register is Set If (Rr(b)=1) PC ← PC + 2 or 3 None 1/2 SBIC P, b Skip if Bit in I/O Register Cleared If (P(b)=1) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set If (P(b)=1) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set If (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set If (SREG(s)=1) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared If (SREG(s)=0) then PC ← PC + k + 1 None 1/2 BRCQ k Branch if Equal If (Z=1) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Cleared <	RETI		Interrupt Return	PC ← STACK	1	4
CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H 1 CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2 SBRS Rr, b Skip if Bit in I/O Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2 SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Cleared if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k <	CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CPI Rd,K Compare Register with Immediate Rd – K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2 SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2 SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (RRG(s)=1) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s)=0) then PC ← PC + k + 1 None 1/1 BREQ k Branch if Status Flag Cleared if (Z=1) then PC ← PC + k + 1 None 1/1 BRCS k Branch if Not Equal if (Z=0) then PC ← PC + k + 1 None 1/1 BRCS k <td< td=""><td>CP</td><td>Rd,Rr</td><td>Compare</td><td>Rd – Rr</td><td>Z, N,V,C,H</td><td>1</td></td<>	CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2 SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2 SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BREQ k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + k + 1 None 1/2 BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BROE	CPC	Rd,Rr	Compare with Carry	Rd – Rr – C		1
SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2 SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRH k Branch if	CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + k + 1 None 1/2 BRDC k Branch if Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRHD k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRMI k Branch		Rr, b	, ,	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1/2 BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 0) then PC ← PC + k + 1 None 1/2 BRCG k Branch if Carry Set if (C = 0) then PC ← PC + k + 1 None 1/2 BRCG k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRCG k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRHO k Branch if Lower if (C = 0) then PC ← PC + k + 1 None 1/2 BRHI k Branch if Minus if (N = 1) then PC ←						1/2/3
BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None 1// BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1// BREQ k Branch if Equal if (Z = 1) then PC ← PC+k+1 None 1// BRNE k Branch if Not Equal if (Z = 0) then PC ← PC+k+1 None 1// BRCS k Branch if Carry Set if (C = 1) then PC ← PC+k+1 None 1// BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC+k+1 None 1// BRH k Branch if Same or Higher if (C = 0) then PC ← PC+k+1 None 1// BRLO k Branch if Lower if (C = 0) then PC ← PC+k+1 None 1// BRMI k Branch if Minus if (N = 1) then PC ← PC+k+1 None 1// BRPL k Branch if Plus if (N = 1) then PC ← PC+k+1 None 1// BRGE k Branch if Less Than Zero, Signed if (N ⊕ V = 0) then PC ← PC+k+1 None		,		, ,		1/2/3
BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1/2 BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Greater or Equal, Signed if (N = 0) then PC ← PC + k + 1 None 1/2 BRIT k Branch if Greater or Equal, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Less Than Zero, Signed <						1/2/3
BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 0) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N = 0) then PC ← PC + k + 1 None 1/2 BRHT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Cleared if (H = 1) then				· · · · / /		1/2
BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1// BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1// BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1// BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1// BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1// BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1// BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1// BRGE k Branch if Greater or Equal, Signed if (N = 0) then PC ← PC + k + 1 None 1// BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1// BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1// BRTS k Branch if T Flag Set if (T = 0) then						1/2
BRCS k Branch if Carry Set if $(C=1)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRCC k Branch if Carry Cleared if $(C=0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRSH k Branch if Same or Higher if $(C=0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRLO k Branch if Lower if $(C=0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRMI k Branch if Minus if $(N=1)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRPL k Branch if Plus if $(N=0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRGE k Branch if Greater or Equal, Signed if $(N=0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRHT k Branch if Less Than Zero, Signed if $(N=0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRHS k Branch if Half Carry Flag Set if $(N=0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRTS k Branch if T Flag Set if $(N=0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRTC k Branch if T Flag Cleared if $(T=0)$ then $PC \leftarrow PC + k + 1$ None 1/2.			·	` ` `		1/2
BRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ None1/2BRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ None1/2BRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ None1/2BRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ None1/2BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H=1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if Half Carry Flag Clearedif $(H=0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Setif $(T=1)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if T Flag Clearedif $(T=0)$ then $PC \leftarrow PC + k + 1$ None1/2				· · · · ·		1/2
BRSH k Branch if Same or Higher if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRLO k Branch if Lower if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRMI k Branch if Minus if $(N = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRPL k Branch if Plus if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRGE k Branch if Greater or Equal, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRHS k Branch if Half Carry Flag Set if $(H = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRTS k Branch if T Flag Set if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2.			•	i :		1/2
BRLO k Branch if Lower if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRMI k Branch if Minus if $(N = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRPL k Branch if Plus if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRGE k Branch if Greater or Equal, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRHS k Branch if Half Carry Flag Set if $(H = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRTS k Branch if T Flag Set if $(T = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2. BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2.			,	· · · · · · · · · · · · · · · · · · ·		1/2
BRMIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ None1//BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ None1//BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1//BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1//BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1//BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1//BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None1//BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None1//			•			
BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None1/2						1/2
BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1//2 BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1//2 BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1//2 BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC ← PC + k + 1 None 1//2 BRTS k Branch if T Flag Set if (T = 1) then PC ← PC + k + 1 None 1//2 BRTC k Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None 1//2						1/2
BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None1/2						1/2
BRHSkBranch if Half Carry Flag Setif $(H=1)$ then $PC \leftarrow PC + k + 1$ None1//BRHCkBranch if Half Carry Flag Clearedif $(H=0)$ then $PC \leftarrow PC + k + 1$ None1//BRTSkBranch if T Flag Setif $(T=1)$ then $PC \leftarrow PC + k + 1$ None1//BRTCkBranch if T Flag Clearedif $(T=0)$ then $PC \leftarrow PC + k + 1$ None1//						1/2
BRHCkBranch if Half Carry Flag Clearedif (H = 0) then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Setif (T = 1) then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if T Flag Clearedif (T = 0) then $PC \leftarrow PC + k + 1$ None1/2				· · · · · · · · · · · · · · · · · · ·		1/2
BRTS k Branch if T Flag Set if $(T = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRTC k Branch if T Flag Cleared if $(T = 0)$ then PC \leftarrow PC + k + 1 None 1/2			, ,			1/2
BRTC k Branch if T Flag Cleared if $(T = 0)$ then PC \leftarrow PC + k + 1 None 1/2			, ,			1/2
			•	· · · · ·		1/2
If (v = 1) then to V = 100 to			-			1/2
BRVC k Branch if Overflow Flag is Cleared if $(V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2			· ·			1/2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST I	NSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR BST	Rr, b	Flag Clear Bit Store from Register to T	$SREG(s) \leftarrow 0$ $T \leftarrow Rr(b)$	SREG(s)	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	nu, b	Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	I ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH	1075110710110	Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER IN		Maria Bahwaan Basiistara	Dd. Dr	Nana	1
MOV MOVW	Rd, Rr Rd, Rr	Move Between Registers Copy Register Word	Rd ← Rr Rd+1:Rd ← Rr+1:Rr	None None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Infinediate Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	Rd ← (Y), Y ← Y + 1	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST ST	Y, Rr Y+, Rr	Store Indirect Store Indirect and Post-Inc.	(Y) ← Rr (V) ← Rr V ← V + 1	None None	2
ST	+, Rr - Y, Rr	Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement	$Y \leftarrow Y - Y, (Y) \leftarrow HY$ $(Y + q) \leftarrow HY$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2

ATmega48/88/168

Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: 1. These instructions are only available in ATmega168.





5. Ordering Information

5.1 ATmega48

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega48V-10AI	32A	
		ATmega48V-10PI	28P3	
10 ⁽³⁾	1.8 - 5.5	ATmega48V-10MI	32M1-A	Industrial
10.57	1.6 - 5.5	ATmega48V-10AU ⁽²⁾	32A	(-40°C to 85°C)
		ATmega48V-10PU ⁽²⁾	28P3	
		ATmega48V-10MU ⁽²⁾	32M1-A	
		ATmega48-20AI	32A	
		ATmega48-20PI	28P3	
20 ⁽³⁾	2.7 - 5.5	ATmega48-20MI	32M1-A	Industrial
	2.7 - 5.5	ATmega48-20AU ⁽²⁾	32A	(-40°C to 85°C)
		ATmega48-20PU ⁽²⁾	28P3	
		ATmega48-20MU ⁽²⁾	32M1-A	

Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-2 on page 302 and Figure 26-3 on page 302.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

5.2 ATmega88

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega88V-10AI	32A	
		ATmega88V-10PI	28P3	
10 ⁽³⁾	10 55	ATmega88V-10MI	32M1-A	Industrial
10(4)	1.8 - 5.5	ATmega88V-10AU ⁽²⁾	32A	(-40°C to 85°C)
		ATmega88V-10PU ⁽²⁾	28P3	
		ATmega88V-10MU ⁽²⁾	32M1-A	
		ATmega88-20AI	32A	
		ATmega88-20PI	28P3	
20 ⁽³⁾	0.7 5.5	ATmega88-20MI	32M1-A	Industrial
20(4)	2.7 - 5.5	ATmega88-20AU ⁽²⁾	32A	(-40°C to 85°C)
		ATmega88-20PU ⁽²⁾	28P3	
		ATmega88-20MU ⁽²⁾	32M1-A	

Note:


- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-2 on page 302 and Figure 26-3 on page 302.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)



6. Packaging Information

6.1 32A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	8.75	9.00	9.25	
D1	6.90	7.00	7.10	Note 2
Е	8.75	9.00	9.25	
E1	6.90	7.00	7.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

10/5/2001

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

TITLE

3. Lead coplanarity is 0.10 mm maximum.

2325 Orchard Parkway San Jose, CA 95131


32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


DRAWING NO.	REV.
32A	В






6.2 28P3







Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)


SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	4.5724	
A1	0.508	_	_	
D	34.544	_	34.798	Note 1
Е	7.620	_	8.255	
E1	7.112	_	7.493	Note 1
В	0.381	_	0.533	
B1	1.143	_	1.397	
B2	0.762	_	1.143	
L	3.175	_	3.429	
С	0.203	_	0.356	
eВ	_	_	10.160	
е	2.540 TYP			

09/28/01

2325 Orchard Parkway San Jose, CA 95131

TITLE $\bf 28P3, \, 28\text{-lead} \, (0.300\mbox{"}/7.62 \; mm \, Wide)$ Plastic Dual Inline Package (PDIP) DRAWING NO. REV. 28P3 В

6.3 32M1-A







7. Errata

7.1 Errata ATmega48

The revision letter in this section refers to the revision of the ATmega48 device.

7.1.1 Rev A

- Wrong values read after Erase Only operation
- Watchdog Timer Interrupt disabled
- Start-up time with Crystal Oscillator is higher than expected
- High Power Consumption in Power-down with External Clock
- · Asynchronous Oscillator does not stop in Power-down

1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

2. Watchdog Timer Interrupt disabled

If the watchdog timer interrupt flag is not cleared before a new timeout occurs, the watchdog will be disabled, and the interrupt flag will automatically be cleared. This is only applicable in interrupt only mode. If the Watchdog is configured to reset the device in the watchdog time-out following an interrupt, the device works correctly.

Problem fix / Workaround

Make sure there is enough time to always service the first timeout event before a new watchdog timeout occurs. This is done by selecting a long enough time-out period.

3. Start-up time with Crystal Oscillator is higher than expected

The clock counting part of the start-up time is about 2 times higher than expected for all start-up periods when running on an external Crystal. This applies only when waking up by reset. Wake-up from power down is not affected. For most settings, the clock counting parts is a small fraction of the overall start-up time, and thus, the problem can be ignored. The exception is when using a very low frequency crystal like for instance a 32 kHz clock crystal.

Problem fix / Workaround

No known workaround.

4. High Power Consumption in Power-down with External Clock

The power consumption in power down with an active external clock is about 10 times higher than when using internal RC or external oscillators.

Problem fix / Workaround

Stop the external clock when the device is in power down.

5. Asynchronous Oscillator does not stop in Power-down

The Asynchronous oscillator does not stop when entering power down mode. This leads to higher power consumption than expected.

Problem fix / Workaround

Manually disable the asynchronous timer before entering power down.

7.2 Errata ATmega88

The revision letter in this section refers to the revision of the ATmega88 device.

7.2.1 Rev. A

- Writing to EEPROM does not work at low Operating Voltages
- · Part may hang in reset

1. Writing to EEPROM does not work at low operating voltages

Writing to the EEPROM does not work at low voltages.

Problem Fix/Workaround

Do not write the EEPROM at voltages below 4.5 Volts.

This will be corrected in rev. B.

2. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

7.2.2 Rev. D

No errata.



8. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

8.1 Rev. 2545E-02/05

- MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- 2. Updated "The EEPROM Control Register EECR" on page 19.
- 3. Updated "Calibrated Internal RC Oscillator" on page 31.
- 4. Updated "External Clock" on page 33.
- 5. Updated Table 8-1 on page 44, Table 26-3 on page 304, Table 26-1 on page 301and Table 25-16 on page 297
- 6. Added "Pin Change Interrupt Timing" on page 83
- 7. Updated "8-bit Timer/Counter Block Diagram" on page 88.
- 8. Updated "Store Program Memory Control and Status Register SPMCSR" on page 259.
- 9. Updated "Enter Programming Mode" on page 286.
- 10. Updated "DC Characteristics" on page 299.
- 11. Updated "Ordering Information" on page 14.
- 12. Updated "Errata ATmega88" on page 21 and "Errata ATmega168" on page 22.

8.2 Rev. 2545D-07/04

- 1. Updated instructions used with WDTCSR in relevant code examples.
- 2. Updated Table 6-5 on page 29, Table 8-2 on page 46, Table 24-9 on page 278, and Table 24-11 on page 279.
- Updated "System Clock Prescaler" on page 34.
- Moved "Timer/Counter2 Interrupt Mask Register TIMSK2" and "Timer/Counter2 Interrupt Flag Register – TIFR2" to "8-bit Timer/Counter Register Description" on page 149.
- Updated cross-reference in "Electrical Interconnection" on page 206.
- 6. Updated equation in "Bit Rate Generator Unit" on page 211.
- 7. Added "Page Size" on page 284.
- 8. Updated "Serial Programming Algorithm" on page 296.
- 9. Updated Ordering Information for "ATmega168" on page 16.
- 10. Updated "Errata ATmega88" on page 21 and "Errata ATmega168" on page 22.
- 11. Updated equation in "Bit Rate Generator Unit" on page 211.

8.3 Rev. 2545C-04/04

- 1. Speed Grades changed: 12MHz to 10MHz and 24MHz to 20MHz
- Updated "Maximum Speed vs. VCC" on page 301.
- 3. Updated "Ordering Information" on page 14.
- Updated "Errata ATmega88" on page 21.





8.4 Rev. 2545B-01/04

- 1. Added PDIP to "I/O and Packages", updated "Speed Grade" and Power Consumption Estimates in 8."Features" on page 1.
- Updated "Stack Pointer" on page 11 with RAMEND as recommended Stack Pointer value.
- 3. Added section "Power Reduction Register" on page 39 and a note regarding the use of the PRR bits to 2-wire, Timer/Counters, USART, Analog Comparator and ADC sections.
- 4. Updated "Watchdog Timer" on page 49.
- 5. Updated Figure 13-2 on page 128 and Table 13-3 on page 129.
- 6. Extra Compare Match Interrupt OCF2B added to features in section "8-bit Timer/Counter2 with PWM and Asynchronous Operation" on page 138
- 7. Updated Table 7-2 on page 39, Table 21-5 on page 254, Table 25-4 to Table 25-7 on page 281 to 283 and Table 21-1 on page 244. Added note 2 to Table 25-1 on page 280. Fixed typo in Table 11-1 on page 84.
- 8. Updated whole "ATmega48/88/168 Typical Characteristics Preliminary Data" on page 307.
- 9. Added item 2 to 5 in "Errata ATmega48" on page 20.
- 10. Renamed the following bits:
 - SPMEN to SELFPRGEN
 - PSR2 to PSRASY
 - PSR10 to PSRSYNC
 - Watchdog Reset to Watchdog System Reset
- 11. Updated C code examples containing old IAR syntax.
- 12. Updated BLBSET description in "Store Program Memory Control and Status Register SPMCSR" on page 269.