STMicroelectronics - <u>STM32L151VBT6TR Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I ² S, POR, PWM, WDT
Number of I/O	83
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151vbt6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 48.	SCL frequency (f _{PCLK1} = 32 MHz, V _{DD} = VDD I2C = 3.3 V)
Table 49.	SPI characteristics
Table 50.	USB startup time
Table 51.	USB DC electrical characteristics
Table 52.	USB: full speed electrical characteristics
Table 53.	ADC clock frequency
Table 54.	ADC characteristics
Table 55.	ADC accuracy
Table 56.	Maximum source impedance R _{AIN} max
Table 57.	DAC characteristics
Table 58.	Temperature sensor calibration values
Table 59.	Temperature sensor characteristics
Table 60.	Comparator 1 characteristics
Table 61.	Comparator 2 characteristics
Table 62.	LCD controller characteristics
Table 63.	LQPF100 14 x 14 mm, 100-pin low-profile quad flat package mechanical data 106
Table 64.	LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data 108
Table 65.	LQFP48 7 x 7 mm, 48-pin low-profile quad flat package mechanical data 112
Table 66.	UFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data
Table 67.	UFBGA100 7 x 7 mm, 0.5 mm pitch, package mechanical data
Table 68.	UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design rules 118
Table 69.	TFBGA64 5 x 5 mm, 0.5 mm pitch, package mechanical data
Table 70.	TFBGA64 5 x 5 mm, 0.5 mm pitch, recommended PCB design rules
Table 71.	Thermal characteristics
Table 72.	Ordering information scheme
Table 73.	Document revision history

Figure 48.	TFBGA64, 5 x 5 mm, 0.5 mm pitch, recommended footprint	121
Figure 49.	TFBGA64 5 x 5 mm, 0.5 mm pitch, package top view example	122
Figure 50.	Thermal resistance	124



	<u> </u>		Low-	Low-		Stop	5	Standby
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
CPU	Y	-	Y	-	-	-	-	-
Flash	Y	Y	Y	Y	-	-	-	-
RAM	Y	Y	Y	Y	Y	-	-	-
Backup Registers	Y	Y	Y	Y	Y	-	Y	-
EEPROM	Y	-	Y	Y	Y	-	-	-
Brown-out rest (BOR)	Y	Y	Y	Y	Y	Y	Y	-
DMA	Y	Y	Y	Y	-	-	-	-
Programmable Voltage Detector (PVD)	Y	Y	Y	Y	Y	Y	Y	-
Power On Reset (POR)	Y	Y	Y	Y	Y	Y	Y	-
Power Down Rest (PDR)	Y	Y	Y	Y	Y	-	Y	-
High Speed Internal (HSI)	Y	Y	-	-	-	-	-	-
High Speed External (HSE)	Y	Y	-	-	-	-	-	-
Low Speed Internal (LSI)	Y	Y	Y	Y	Y	-	Y	-
Low Speed External (LSE)	Y	Y	Y	Y	Y	-	Y	-
Multi-Speed Internal (MSI)	Y	Y	Y	Y	-	-	-	-
Inter-Connect Controller	Y	Y	Y	Y	-	-	-	-
RTC	Y	Y	Y	Y	Y	Y	Υ	-
RTC Tamper	Y	Y	Y	Y	Y	Y	Υ	Y
Auto Wakeup (AWU)	Y	Y	Y	Y	Y	Y	Y	Y
LCD	Y	Y	Y	Y	Y	-	-	-
USB	Y	Y	-	-	-	Y	-	-
USART	Y	Y	Y	Y	Y	(1)	-	-
SPI	Y	Y	Y	Y	-	-	-	-
I2C	Y	Y	Y	Y	-	(1)	-	-
ADC	Y	Y	-	-	-	-	-	-



Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L151x6/8/B and STM32L152x6/8/B devices embed a nested vectored interrupt controller able to handle up to 45 maskable interrupt channels (not including the 16 interrupt lines of Cortex[®]-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving*, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.3 Reset and supply management

3.3.1 **Power supply schemes**

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC is used). V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

The device exists in two versions:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the V_{DD} min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.





Figure 2. Clock tree



3.10 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L151x6/8/B and STM32L152x6/8/B devices with up to 24 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start trigger and injection trigger, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage $\mathsf{V}_{\mathsf{SENSE}}$ that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode, see *Table 58: Temperature sensor calibration values*.

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, VREF+, is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode see *Table 16: Embedded internal reference voltage*.

3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.



DocID17659 Rev 12

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channels' independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- external triggers for conversion
- input reference voltage V_{REF+}

Eight DAC trigger inputs are used in the STM32L151x6/8/B and STM32L152x6/8/B devices. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.12 Ultra-low-power comparators and reference voltage

The STM32L151x6/8/B and STM32L152x6/8/B devices embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- one comparator with fixed threshold
- one comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or V_{REFINT} submultiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low power / low current output buffer (driving current capability of 1 μ A typical).

3.13 Routing interface

This interface controls the internal routing of I/Os to TIM2, TIM3, TIM4 and to the comparator and reference voltage output.

3.14 Touch sensing

The STM32L151x6/8/B and STM32L152x6/8/B devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 20 capacitive sensing channels distributed over 10 analog I/O groups. Only software capacitive sensing acquisition mode is supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven



		Pin	S						Pins functions	
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or UFQFPN48	Pin name	Pin type ⁽¹⁾	I/O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
71	45	B8	A12	33	PA12	I/O	FT	PA12	USART1_RTS/ SPI1_MOSI	USB_DP
72	46	A8	A11	34	PA13	I/O	FT	JTMS- SWDIO	JTMS-SWDIO	-
73	-	-	C11	-	PH2	I/O	FT	PH2	-	-
74	47	D5	F11	35	V _{SS_2}	S	-	V _{SS_2}	-	-
75	48	E5	G11	36	V _{DD_2}	S	-	V _{DD_2}	-	-
76	49	A7	A10	37	PA14	I/O	FT	JTCK -SWCLK	JTCK-SWCLK	-
77	50	A6	A9	38	PA15	I/O	FT	JTDI	TIM2_CH1_ETR/PA15/ SPI1_NSS/ LCD_SEG17	-
78	51	Β7	B11	-	PC10	I/O	FT	PC10	USART3_TX/LCD_SEG28 /LCD_SEG40/LCD_COM4	-
79	52	B6	C10	-	PC11	I/O	FT	PC11	USART3_RX/LCD_SEG29 /LCD_SEG41/LCD_COM5	-
80	53	C5	B10	-	PC12	I/O	FT	PC12	USART3_CK/LCD_SEG30 /LCD_SEG42/LCD_COM6	-
81	-	-	C9	-	PD0	I/O	FT	PD0	SPI2_NSS/TIM9_CH1	-
82	-	-	B9	-	PD1	I/O	FT	PD1	SPI2_SCK	-
83	54	В5	C8	-	PD2	I/O	FT	PD2	TIM3_ETR/LCD_SEG31/ LCD_SEG43/LCD_COM7	-
84	-	-	B8	-	PD3	I/O	FT	PD3	USART2_CTS/ SPI2_MISO	-
85	-	-	B7	-	PD4	I/O	FT	PD4	USART2_RTS/ SPI2_MOSI	-
86	-	-	A6	-	PD5	I/O	FT	PD5	USART2_TX	-
87	-	-	B6	-	PD6	I/O	FT	PD6	USART2_RX	-
88	-	-	A5	-	PD7	I/O	FT	PD7	USART2_CK/TIM9_CH2	-
89	55	A5	A8	39	PB3	I/O	FT	JTDO	TIM2_CH2/PB3/ SPI1_SCK/LCD_SEG7/ JTDO	COMP2_INM

Table 8. STM32L151x6/8/B and STM32L152x6/8/B pin definitions (continued)



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 10: Voltage characteristics*, *Table 11: Current characteristics*, and *Table 12: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
$V_{DD} - V_{SS}$	External main supply voltage (including V_{DDA} and $V_{DD})^{(1)}$	-0.3	4.0	
V(2)	Input voltage on five-volt tolerant pin	V _{SS} -0.3	V _{DD} +4.0	V
VIN ⁽⁻⁾	Input voltage on any other pin	V _{SS} -0.3	4.0	
$ \Delta V_{DDx} $	Variations between different V_{DD} power pins	-	50	m\/
$ V_{SSX} - V_{SS} $	Variations between all different ground $pins^{(3)}$	-	50	IIIV
$V_{REF+} - V_{DDA}$	Allowed voltage difference for $V_{REF^+} > V_{DDA}$	-	0.4	V
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6	-	

Table 10. Voltage characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to Table 11 for maximum allowed injected current values.

3. Include VREF- pin.

Table 11. Current characteristics

Symbol	Ratings	Max.	Unit
Ι _{VDDΣ}	Total current into V_{DD}/V_{DDA} power lines (source) ⁽¹⁾	80	
Ι _{VSSΣ}	Total current out of V_{SS} ground lines $(sink)^{(1)}$	80	
	Output current sunk by any I/O and control pin	25	
IO	Output current sourced by any I/O and control pin	- 25	
(2)	Injected current on five-volt tolerant I/O ⁽³⁾	-5/+0	
INJ(PIN)	Injected current on any other pin ⁽⁴⁾	± 5	_
ΣΙ _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25	mA

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. Negative injection disturbs the analog performance of the device. See note in Section 6.3.17.

3. Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN} <V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 10* for maximum allowed input voltage values.

A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 10: Voltage characteristics* for the maximum allowed input voltage values.

5. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).



Cumhal	Devenuetor	Perameter Conditions			Turn		Unit			
Бутвоі	Parameter	Cond	Conditions		тур	55 °C	85 °C	105 °C	Unit	
			Range 3.	1 MHz	200	300	300	300		
			V _{CORE} =1.2 V	2 MHz	380	500	500	500	μA	
		fuer = fueur	VOS[1:0] = 11	4 MHz	720	860	860	860 ⁽³⁾		
		up to 16 MHz,	Range 2	4 MHz	0.9	1	1	1		
		included $f_{\rm ucr} = f_{\rm ucr} x/2$	V _{CORE} =1.5 V	8 MHz	1.65	2	2	2		
	Supply current in Run mode, code executed from RAM, Flash switched off	above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 10	16 MHz	3.2	3.7	3.7	3.7	-	
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	8 MHz	2	2.5	2.5	2.5		
I _{DD (Run}				16 MHz	4	4.5	4.5	4.5		
from				32 MHz	7.7	8.5	8.5	8.5	mA	
RAM)		Flash switched off	d HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	3.3	3.8	3.8	3.8	
		(16 MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	7.8	9.2	9.2	9.2		
		MSI clock, 65 kHz	Range 3.	65 kHz	40	60	60	80		
		MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	110	140	140	160	μA	
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	700	800	800	820		

Table 18. Current consumption in Run mode, code with data processing running from RAM

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

3. Tested in production.



Peripheral		Туріса	= 25 °C			
		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low power sleep and run	Unit
	GPIOA	5	4.5	3.5	4	
	GPIOB	5	4.5	3.5	4.5	
	GPIOC	5	4.5	3.5	4.5	
	GPIOD	5	4.5	3.5	4.5	
AHB	GPIOE	5	4.5	3.5	4.5	µA/MHz
	GPIOH	4	4	3	3.5	(f _{HCLK})
	CRC	1	0.5	0.5	0.5	
	FLASH	13	11.5	9	18.5	
	DMA1	12	10	8	10.5	
All enabled		166	138	106	130	
I _{DD (RTC)}						
I _{DD (LCD)}						
I _{DD (ADC)} ⁽³⁾						
I _{DD (DAC)} ⁽⁴⁾			34	40		
I _{DD (COMP1)}			0.	16		μA
1	Slow mode		2	2		
'DD (COMP2)	Fast mode		!	5		
I _{DD (PVD / BOR)} (5	5)					
I _{DD (IWDG)}			0.	25		

Table 24. Peripheral current consumption⁽¹⁾ (continued)

 Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (Range 1), f_{HCLK} = 16 MHz (Range 2), f_{HCLK} = 4 MHz (Range 3), f_{HCLK} = 64kHz (Low power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling.

2. HSI oscillator is OFF for this measure.

3. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).

4. Data based on a differential Ibb measurement between DAC in reset configuration and continuous DAC conversion of Vbb/2. DAC is in buffered mode, output is left floating.

5. Including supply current of internal reference voltage.

- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.
- Note: For CL1 and CL2, it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 18). CL1 and CL2, are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of CL1 and CL2. Load capacitance CL has the following formula: CL = CL1 x CL2 / (CL1 + CL2) + Cstray where Cstray is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.
- **Caution:** To avoid exceeding the maximum value of CL1 and CL2 (15 pF) it is strongly recommended to use a resonator with a load capacitance CL ≤ 7 pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if a resonator is chosen with a load capacitance of CL = 6 pF and Cstray = 2 pF, then CL1 = CL2 = 8 pF.



Figure 18. Typical application with a 32.768 kHz crystal

Multi-speed internal (MSI) RC oscillator

Symbol	Parameter	Condition	Тур	Max	Unit				
		MSI range 0	65.5	-					
		MSI range 1	131	-	КП -				
		MSI range 2	262	-	KI IZ				
f _{MSI}	Frequency after factory calibration, done at V_{DD} = 3.3 V and T _A = 25 °C	MSI range 3	524	-					
		MSI range 4	1.05	-					
		MSI range 5	2.1	-	MHz				
		MSI range 6	4.2	-					
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%				
D _{TEMP(MSI)} ⁽¹⁾	MSI oscillator frequency drift 0 °C ≤T _A ≤85 °C	-	ţţ	-	%				
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V ≤V _{DD} ≤3.6 V, T _A = 25 °C	-	-	2.5	%/V				
		MSI range 0	0.75	-					
		MSI range 1	1	-	μΑ				
		MSI range 2	1.5	-					
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-					
		MSI range 4	4.5	-					
		MSI range 5	8	-					
		MSI range 6	15	-					
		MSI range 0	30	-					
		MSI range 1	20	-					
		MSI range 2	15	-					
		MSI range 3	10	-					
+	MSL oscillator startup timo	MSI range 4	6	-					
^I SU(MSI)		MSI range 5	5	-	μs				
		MSI range 6, Voltage range 1 and 2	3.5	-					
		MSI range 6, Voltage range 3	5	-					

Table 32. MSI oscillator characteristics





To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

		Conditions		Max vs			
Symbol	Parameter		Monitored frequency band	4 MHz voltage Range 3	16 MHz voltage Range 2	32 MHz voltage Range 1	Unit
	Peak level	$\begin{array}{l} V_{DD}=3.3 \text{ V},\\ T_{A}=25 \ ^{\circ}\text{C},\\ \text{LQFP100 package}\\ \text{compliant with IEC}\\ 61967\text{-}2 \end{array}$	0.1 to 30 MHz	3	-6	-5	
c			30 to 130 MHz	18	4	-7	dBµV
SEMI			130 MHz to 1GHz	15	5	-7	
			SAE EMI Level	2.5	2	1	-

Table 38. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	Conditions	Packages	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	$T_A = +25$ °C, conforming to JESD22-A114	All	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T_A = +25 °C, conforming to JESD22-C101	All	=	500	v

Table 39. ESD absolute maximum ratings

1. Guaranteed by characterization results.







Figure 20. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

 The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 45. Otherwise the reset will not be taken into account by the device.

6.3.15 TIM timer characteristics

The parameters given in Table 46 are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Мах	Unit			
t _{res(TIM)}	Timer resolution time	-	1	-	t _{TIMxCLK}			
		f _{TIMxCLK} = 32 MHz	31.25	-	ns			
f _{EXT}	Timer external clock	-	0	f _{TIMxCLK} /2	MHz			
	frequency on CH1 to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz			
Res _{TIM}	Timer resolution	-	-	16	bit			
tcounter	16-bit counter clock period when internal clock is selected (timer's prescaler disabled)	-	1	65536	t _{TIMxCLK}			
		f _{TIMxCLK} = 32 MHz	0.0312	2048	μs			
t _{MAX_COUNT}	Maximum possible count	_	-	65536 × 65536	t _{TIMxCLK}			
		f _{TIMxCLK} = 32 MHz	-	134.2	S			

Table 46. TIMx⁽¹⁾ characteristics

1. TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.





Figure 21. I²C bus AC waveforms and measurement circuit

- 1. R_S = series protection resistors
- 2. R_P = pull-up resistors
- 3. $V_{DD_{12C}}$ = I2C bus supply
- 4. Measurement points are done at CMOS levels: 0.3V_{DD} and 0.7V_{DD}.

f. (// Ц=)	I2C_CCR value			
	R _P = 4.7 kΩ			
400	0x801B			
300	0x8024			
200	0x8035			
100	0x00A0			
50	0x0140			
20	0x0320			

Table 48. SCL frequency $(f_{PCLK1} = 32 \text{ MHz}, V_{DD} = V_{DD_12C} = 3.3 \text{ V})^{(1)(2)}$

1. R_P = External pull-up resistance, f_{SCL} = I^2C speed.

 For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.





Figure 26. ADC accuracy characteristics

Figure 27. Typical connection diagram using the ADC



- 1. Refer to Table 56: Maximum source impedance RAIN max for the value of R_{AIN} and Table 54: ADC characteristics for the value of CADC
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.



6.3.18 DAC electrical specifications

Data guaranteed by design, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
V _{DDA}	Analog supply voltage		-	1.8	-	3.6	V
V _{REF+}	Reference supply voltage	V _{REF+} must always be below V _{DDA}		1.8	-	3.6	V
V _{REF-}	Lower reference voltage		-	V _{SSA}			V
(4)	Current consumption on	No load, middle code (0x800)		-	130	220	μA
$I_{DDVREF+}^{(1)}$ V _{REF+} supply V _{REF+} = 3.3 V No load, worst co		rst code (0x000)	-	220	350	μA	
. (1)	Current consumption on	No load, mic	Idle code (0x800)	-	210	320	μΑ
I _{DDA} (1)	V _{DDA} supply V _{DDA} = 3.3 V	No load, worst code (0xF1C)		-	320	520	μA
P	Pesistive load	DAC output	Connected to V_{SSA}	5	-	-	kΩ
	Resistive load	buffer ON	Connected to V_{DDA}	25	-	-	
CL	Capacitive load	DAC output	buffer ON	-	-	50	pF
R _O	Output impedance	DAC output	buffer OFF	12	16	20	kΩ
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output buffer ON		0.2	-	V _{DDA} – 0.2	V
		DAC output buffer OFF		0.5	-	V _{REF+} – 1LSB	mV
DNL ⁽¹⁾	Differential non linearity ⁽²⁾	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON		-	1.5	3	
		No R _{LOAD} , C _L ≤50 pF DAC output buffer OFF		-	1.5	3	
INL ⁽¹⁾	Integral non linearity ⁽³⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON		-	2	4	
		No R _{LOAD} , C _L ≤50 pF DAC output buffer OFF		-	2	4	LSB
Offset ⁽¹⁾	Offset error at code 0x800 ⁽⁴⁾	$C_L \le 50 \text{ pF}, \text{ R}_L \ge 5 \text{ k}\Omega$ DAC output buffer ON		-	±10	±25	
		No R _{LOAD} , C _L ≤50 pF DAC output buffer OFF		-	±5	±8	
Offset1 ⁽¹⁾	Offset error at code 0x001 ⁽⁵⁾	No R_{LOAD} , $C_{L} \le 50 \text{ pF}$ DAC output buffer OFF		-	±1.5	±5	

Table	57	DAC	characteristics
Iabic	51.	DAO	characteristics



Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
dOffset/dT ⁽¹⁾	Offset error temperature coefficient (code 0x800)	$V_{DDA} = 3.3V$, $T_A = 0$ to 50 ° C DAC output buffer OFF	-20 -10		0		
		$V_{DDA} = 3.3V$, $T_A = 0$ to 50 ° C DAC output buffer ON	0	20	50	μv/ C	
Gain ⁽¹⁾	Gain error ⁽⁶⁾	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	+0.1 / -0.2%	+0.2 / - 0.5%	%	
		No R _{LOAD} , C _L ≤50 pF DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%		
dGain/dT ⁽¹⁾	Gain error temperature coefficient	$V_{DDA} = 3.3V$, $T_A = 0$ to 50 ° C DAC output buffer OFF	-10	-2	0	-μV/°C	
		$V_{DDA} = 3.3V$, $T_A = 0$ to 50 ° C DAC output buffer ON	-40	-8	0		
TUE ⁽¹⁾	Total unadjusted error	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	12	30		
		No R _{LOAD} , C _L ≤50 pF DAC output buffer OFF	-	8	12	LOD	
tSETTLING	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	7	12	μs	
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	-	1	Msps	
twakeup	Wakeup time from off state (setting the ENx bit in the DAC Control register) ⁽⁷⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	9	15	μs	
PSRR+	V _{DDA} supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB	

Table 57. DAC characteristics (continued)

1. Guaranteed by characterization results.

2. Difference between two consecutive codes - 1 LSB.

3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.

4. Difference between the value measured at Code (0x800) and the ideal value = V/2.

5. Difference between the value measured at Code (0x001) and the ideal value.

6. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and ($V_{DDA} - 0.2$) V when buffer is ON.

7. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).



TFBGA64 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.



Figure 49. TFBGA64 5 x 5 mm, 0.5 mm pitch, package top view example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

