



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	83
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-UFBGA
Supplier Device Package	100-UFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l152vbh6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Functionalities depending on the operating power supply range						
Operating power supply range	DAC and ADC operation USB		Dynamic voltage scaling range	I/O operation			
V <sub>DD</sub> = 2.0 to 2.4 V	Conversion time up to 500 Ksps	Functional <sup>(2)</sup>	Range 1, Range 2 or Range 3	Full speed operation			
V <sub>DD</sub> = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional <sup>(2)</sup>	Range 1, Range 2 or Range 3	Full speed operation			

#### Table 3. Functionalities depending on the operating power supply range (continued)

 The CPU frequency changes from initial to final must respect "F<sub>CPU</sub> initial < 4\*F<sub>CPU</sub> final" to limit V<sub>CORE</sub> drop due to current consumption peak when frequency increases. It must also respect 5 µs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

2. Should be USB compliant from I/O voltage standpoint, the minimum  $V_{DD}$  is 3.0 V.

Table 4. CPU frequer	cy range depe	nding on dynam	ic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1 MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3



			Low-	Low-		Stop	Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
DAC	Y	Y	Y	Y	Y	-	-	-
Temperature sensor	Y	Y	Y	Y	Y	-	-	-
Comparators	Y	Y	Y	Y	Y	Y	-	-
16-bit and 32-bit Timers	Y	Y	Y	Y	-	-	-	-
IWDG	Y	Y	Y	Y	Y	Y	Y	Y
WWDG	Y	Y	Y	Y	-	-	-	-
Touch sensing	Y	-	-	-	-	-	-	-
Systick Timer	Y	Y	Y	Y	-	-	-	-
GPIOs	Y	Y	Y	Y	Y	Y	-	3 Pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs	< 8 µs		< 8 µs 50 µs	
					0.5 μA (No RTC) V <sub>DD</sub> =1.8V 1.4 μA (with RTC) V <sub>DD</sub> =1.8V		0.3 μA (No RTC) V <sub>DD</sub> =1.8V	
Consumption $V_{-} = 1.8V_{-}$ to 3.6V	Down to	Down to	Down to	Down to			1 μΑ V	1 μA (with RTC) V <sub>DD</sub> =1.8V
(Typ)	(from Flash)	(from Flash)	9 µA	4.4 µA	0. RTC	5 µA (No ) V <sub>DD</sub> =3.0V	0.3 µ V	A (No RTC) <sub>DD</sub> =3.0V
					1.6 RTC	δ μΑ (with ) V <sub>DD</sub> =3.0V	1.3 RTC	3 μΑ (with ) V <sub>DD</sub> =3.0V

Table 5. Working mode-dependent functionalities	(from Run/active down to standby) (continued)
---	---

1. The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before entering run mode.

# 3.2 ARM<sup>®</sup> Cortex<sup>®</sup>-M3 core with MPU

The ARM<sup>®</sup> Cortex<sup>®</sup>-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L151x6/8/B and STM32L152x6/8/B devices are compatible with all ARM tools and software.





Figure 2. Clock tree



# 3.17 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

# 3.18 Development support

#### Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

#### Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L151x6/8/B and STM32L152x6/8/B device through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

44/133

Doo
Ď
765
9 R
ev 1
N

				Table 9.	Alternat	e functio	n inpu	t/output (co	ntinue	ed)					
		Digital alternate function number													
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFOI6	AFIO7	AFIO8	AFIO9	AFIO11	AFIO12	AFIO13	AFIO14	AFIO15
Port name		Alternate function													
	SYSTEM	TIM2	TIM3/4	TIM9/10/11	I2C1/2	SPI1/2	N/A	USART1/2/3	N/A	N/A	LCD	N/A	N/A	RI	SYSTEM
PB5	-	-	TIM3_CH2	-	I2C1_ SMBA	SPI1_MOSI	-	-	-	-	[SEG9]	-	-	-	EVENTOUT
PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	-	-	-	-	-	EVENTOUT
PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	-	-	EVENTOUT
PB8	-	-	TIM4_CH3	TIM10_CH1*	I2C1_SCL	-	-	-	-	-	SEG16	-	-	-	EVENTOUT
PB9	-	-	TIM4_CH4	TIM11_CH1*	I2C1_SDA	-	-	-	-	-	[COM3]	-	-	-	EVENTOUT
PB10	-	TIM2_CH3	-	-	I2C2_SCL	-	-	USART3_TX	-	-	SEG10	-	-	-	EVENTOUT
PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX	-	-	SEG11	-	-	-	EVENTOUT
PB12	-	-	-	TIM10_CH1	I2C2_ SMBA	SPI2_NSS	-	USART3_CK	-	-	SEG12	-	-	-	EVENTOUT
PB13	-	-	-	TIM9_CH1	-	SPI2_SCK	-	USART3_CTS	-	-	SEG13	-	-	-	EVENTOUT
PB14	-	-	-	TIM9_CH2	-	SPI2_MISO	-	USART3_RTS	-	-	SEG14	-	-	-	EVENTOUT
PB15	-	-	-	TIM11_CH1	-	SPI2_MOSI	-	-	-	-	SEG15	-	-	-	EVENTOUT
PC0	-	-	-	-	-	-	-	-	-	-	SEG18	-	-	TIMx_IC1	EVENTOUT
PC1	-	-	-	-	-	-	-	-	-	-	SEG19	-	-	TIMx_IC2	EVENTOUT
PC2	-	-	-	-	-	-	-	-	-	-	SEG20	-	-	TIMx_IC3	EVENTOUT
PC3	-	-	-	-	-	-	-	-	-	-	SEG21	-	-	TIMx_IC4	EVENTOUT
PC4	-	-	-	-	-	-	-	-	-	-	SEG22	-	-	TIMx_IC1	EVENTOUT
PC5	-	-	-	-	-	-	-	-	-	-	SEG23	-	-	TIMx_IC2	EVENTOUT
PC6	-	-	TIM3_CH1	-	-	-	-	-	-	-	SEG24	-	-	TIMx_IC3	EVENTOUT
PC7	-	-	TIM3_CH2	-	-	-	-	-	-	-	SEG25	-	-	TIMx_IC4	EVENTOUT
PC8	-	-	TIM3_CH3	-	-	-	-	-	-	-	SEG26	-	-	TIMx_IC1	EVENTOUT
PC9	-	-	TIM3_CH4	-	-	-	-	-	-	-	SEG27	-	-	TIMx_IC2	EVENTOUT
PC10	-	-	-	-	-	-	-	USART3_TX	-	-	COM4 / SEG28 / SEG40	-	-	TIMx_IC3	EVENTOUT

Pin descriptions



# 6 Electrical characteristics

# 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

## 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A max$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$ ).

Please refer to device ErrataSheet for possible latest changes of electrical characteristics.

## 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = 3.6$  V (for the 1.65 V  $\leq V_{DD} \leq 3.6$  V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$ ).

#### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 10.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.





## 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

The current consumption values are derived from the tests performed under ambient temperature TA=25°C and VDD supply voltage conditions summarized in *Table 13: General operating conditions*, unless otherwise specified. The MCU is placed under the following conditions:

The MCU is placed under the following conditions:

- V<sub>DD</sub> = 3.6 V
- All I/O pins are configured in analog input mode.
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled  $f_{APB1} = f_{APB2} = f_{AHB}$
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSC\_IN input follows the characteristics specified in Table 26: High-speed external user clock characteristics.



Symbol	Parameter	Conditions	<b>Тур</b> (1)	Max (1)(2)	Unit	
I <sub>DD (Stop)</sub>	Supply current	Regulator in LP mode, HSI and HSE OFF, independent watchdog and LSI enabled	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.1	2.2	
	in Stop mode		$T_A = -40^{\circ}C$ to $25^{\circ}C$	0.5	0.9	uА
	(RTC disabled)	Regulator in LP mode, LSI, HSI and HSE OFF (no independent watchdog)	T <sub>A</sub> = 55°C	1.9	5	P
			T <sub>A</sub> = 85°C	3.7	8	
			T <sub>A</sub> = 105°C	8.9	20 <sup>(6)</sup>	
	RMS (root	MSI = 4.2 MHz		2	-	
	mean square)	MSI = 1.05 MHz		1.45	-	
I <sub>DD</sub> (WU from Stop)	during wakeup time when exiting from Stop mode	MSI = 65 kHz <sup>(7)</sup>	$v_{DD} = 3.0 \text{ V}$ T <sub>A</sub> = -40°C to 25°C	1.45	-	mA

 Table 22. Typical and maximum current consumptions in Stop mode (continued)

1. The typical values are given for V<sub>DD</sub> = 3.0 V and max values are given for V<sub>DD</sub> = 3.6 V, unless otherwise specified.

2. Guaranteed by characterization results, unless otherwise specified

3. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected

4. LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.

5. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

6. Tested in production

7. When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining time of the wakeup period, the current is similar to the Run mode current.



## 6.3.6 External clock source characteristics

## High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.13*. However, the recommended clock input waveform is shown in *Figure 15: High-speed external clock source AC timing diagram*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f	User external clock source	CSS is on or PLL is used	1	Q	32	MHz
<sup>T</sup> HSE_ext	frequency	CSS is off, PLL not used	0			
V <sub>HSEH</sub>	OSC_IN input pin high level voltage		$0.7V_{DD}$	-	V <sub>DD</sub>	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		$V_{SS}$	-	$0.3V_{\text{DD}}$	v
t <sub>w(HSEH)</sub> t <sub>w(HSEL)</sub>	OSC_IN high or low time	-	12	-	-	ne
t <sub>r(HSE)</sub> t <sub>f(HSE)</sub>	OSC_IN rise or fall time		-	-	20	19
C <sub>in(HSE)</sub>	OSC_IN input capacitance	-	-	2.6	-	pF
DuCy <sub>(HSE)</sub>	Duty cycle	-	45	-	55	%
ΙL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	_	±1	μA

Table 26. High-speed external user clock characteristics<sup>(1)</sup>

1. Guaranteed by design.







# Multi-speed internal (MSI) RC oscillator

Symbol	Parameter	Condition	Тур	Мах	Unit				
		MSI range 0	65.5	-					
		MSI range 1	131	-	kH-				
		MSI range 2	262	-	NI IZ				
f <sub>MSI</sub>	Frequency after factory calibration, done at $V_{DD}$ = 3.3 V and T <sub>A</sub> = 25 °C	MSI range 3	524	-					
		MSI range 4	1.05	-					
		MSI range 5	2.1	-	MHz				
		MSI range 6	4.2	-					
ACC <sub>MSI</sub>	Frequency error after factory calibration	-	±0.5	-	%				
D <sub>TEMP(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 0 °C ≤T <sub>A</sub> ≤85 °C	-	ŧ	-	%				
D <sub>VOLT(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 1.65 V ≤V <sub>DD</sub> ≤3.6 V, T <sub>A</sub> = 25 °C	-	-	2.5	%/V				
		MSI range 0	0.75	-					
	MSI oscillator power consumption	MSI range 1	1	-	μΑ				
		MSI range 2	1.5	-					
I <sub>DD(MSI)</sub> <sup>(2)</sup>		MSI range 3	2.5	-					
		MSI range 4	4.5	-					
		MSI range 5	8	-					
		MSI range 6	15	-					
		MSI range 0	30	-					
		MSI range 1	20	-					
		MSI range 2	15	-					
		MSI range 3	10	-					
+	MSL applicator startup time	MSI range 4	6	-					
<sup>I</sup> SU(MSI)		MSI range 5	5	-	μs				
		MSI range 6, Voltage range 1 and 2	3.5	-					
		MSI range 6, Voltage range 3	5	-					

## Table 32. MSI oscillator characteristics





## 6.3.9 Memory characteristics

The characteristics are given at  $T_{A}$  = -40 to 105  $^{\circ}\text{C}$  unless otherwise specified.

#### **RAM** memory

Table	34	RAM	and	hardware	registers
labic	<del>.</del>		ana	naraware	registers

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
VRM	Data retention mode <sup>(1)</sup>	STOP mode (or RESET)	1.65	-	-	V

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

#### Flash memory and data EEPROM

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DD</sub>	Operating voltage Read / Write / Erase	-	1.65	-	3.6	V
	Programming / erasing time for	Erasing	-	3.28	3.94	
t <sub>prog</sub>	byte / word / double word / half- page	Programming	I	3.28	3.94	ms
-	Average current during whole program/erase operation	T = 25 °C V = 3 6 V	-	300	-	μA
I <sub>DD</sub>	Maximum current (peak) during program/erase operation	η <sub>A</sub> – 23 ° 0, ν <sub>DD</sub> – 3.0 ν	-	1.5	2.5	mA

#### Table 35. Flash memory and data EEPROM characteristics

1. Guaranteed by design.

#### Table 36. Flash memory, data EEPROM endurance and data retention

Symbol	Parameter	Conditions	Value			Unit	
Symbol	Falameter	Conditions	Min <sup>(1)</sup>	Тур	Мах	Unit	
$NCVC^{(2)}$	Cycling (erase / write) Program memory	$T_A = -40^{\circ}C$ to		-	-	kovelos	
NCTC()	Cycling (erase / write) EEPROM data memory	105 °C	300	-	-	KCYCles	
	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 85 °C	TPET - +85 °C	30	-	-		
t <sub>RET</sub> <sup>(2)</sup>	Data retention (EEPROM data memory) after 300 kcycles at $T_A$ = 85 °C		30	-	-	Vears	
	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 105 °C	TRET = +105 °C	10	-	-	years	
	Data retention (EEPROM data memory) after 300 kcycles at T <sub>A</sub> = 105 °C	11121 - 103 0	10	_	-		

1. Guaranteed by characterization results.

2. Characterization is done according to JEDEC JESD22-A117.



## 6.3.16 Communication interfaces

## I<sup>2</sup>C interface characteristics

The STM32L151x6/8/B and STM32L152x6/8/B product line  $I^2C$  interface meets the requirements of the standard  $I^2C$  communication protocol with the following restrictions: SDA and SCL are not "true" open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 47*. Refer also to *Section 6.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Symbol Parameter		Standard r	node l <sup>2</sup> C <sup>(1)</sup>	Fast mode I <sup>2</sup> C <sup>(1)(2)</sup>		Unit	
Symbol	Falameter	Min	Мах	Min	Max	Unit	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	116	
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6			
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-		
t <sub>h(SDA)</sub>	SDA data hold time	0	-	0	900 <sup>(3)</sup>		
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time	-	1000	20 + 0.1C <sub>b</sub>	300	ns	
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time	-	300	-	300	1	
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-		
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs	
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs	
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs	
Cb	Capacitive load for each bus line	-	400	-	400	pF	

Table	47	I <sup>2</sup> C	chara	cter	istics
Iable	<b>H</b> /.	10	ullaia	CLEI	เอเเเเอ

1. Guaranteed by design.

 f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I<sup>2</sup>C fast mode clock.

3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.





Figure 21. I<sup>2</sup>C bus AC waveforms and measurement circuit

- 1.  $R_S$  = series protection resistors
- 2.  $R_P$  = pull-up resistors
- 3.  $V_{DD_{12C}}$  = I2C bus supply
- 4. Measurement points are done at CMOS levels: 0.3V<sub>DD</sub> and 0.7V<sub>DD</sub>.

f. (// Ц=)	I2C_CCR value		
	R <sub>P</sub> = 4.7 kΩ		
400	0x801B		
300	0x8024		
200	0x8035		
100	0x00A0		
50	0x0140		
20	0x0320		

# Table 48. SCL frequency $(f_{PCLK1} = 32 \text{ MHz}, V_{DD} = V_{DD_12C} = 3.3 \text{ V})^{(1)(2)}$

1.  $R_P$  = External pull-up resistance,  $f_{SCL}$  =  $I^2C$  speed.

 For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Direct channels 2.4 V ≤V <sub>DDA</sub> ≤3.6 V	0.25	-	-		
ts		Multiplexed channels 2.4 V ≤V <sub>DDA</sub> ≤3.6 V	0.56	-	-		
	Sampling time <sup>(5)</sup>	Direct channels 1.8 V ≤V <sub>DDA</sub> ≤2.4 V	0.56	-	-	μs	
		Multiplexed channels 1.8 V ≤V <sub>DDA</sub> ≤2.4 V	1	-	-		
		-	4	-	384	1/f <sub>ADC</sub>	
		f <sub>ADC</sub> = 16 MHz	1	-	24.75	μs	
t <sub>CONV</sub>	Total conversion time (including sampling time)	-	4 to 384 phase) approxi	1/f <sub>ADC</sub>			
6	Internal sample and hold	Direct channels	-	16	-	nF	
CADC	capacitor	Multiplexed channels	-	10	-	pr	
ferrie	External trigger frequency	12-bit conversions	-	-	Tconv+1	1/f <sub>ADC</sub>	
TRIG	Regular sequencer	6/8/10-bit conversions	-	-	Tconv	1/f <sub>ADC</sub>	
ferrie	External trigger frequency	12-bit conversions	-	-	Tconv+2	1/f <sub>ADC</sub>	
'TRIG	Injected sequencer	6/8/10-bit conversions	-	-	Tconv+1	1/f <sub>ADC</sub>	
R <sub>AIN</sub>	Signal source impedance <sup>(5)</sup>	-	-	-	50	κΩ	
	Injection trigger conversion	f <sub>ADC</sub> = 16 MHz	219	-	281	ns	
Чаt	latency	-	3.5	-	4.5	1/f <sub>ADC</sub>	
t	Regular trigger conversion	f <sub>ADC</sub> = 16 MHz	156	-	219	ns	
Чаtr	latency	-	2.5	-	3.5	1/f <sub>ADC</sub>	
t <sub>STAB</sub>	Power-up time	-	-	-	3.5	μs	

Table 54. ADC characteristics (continued)

The V<sub>REF+</sub> input can be grounded iif neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

2. The current consumption through  $\mathsf{V}_{\mathsf{REF}}$  is composed of two parameters:

- one constant (max 300 µA)

- one variable (max 400  $\mu$ A), only during sampling time + 2 first conversion pulses.

So, peak consumption is 300+400 = 700  $\mu A$  and average consumption is 300 + [(4 sampling + 2) /16] x 400 = 450  $\mu A$  at 1Msps

3.  $V_{REF+}$  can be internally connected to  $V_{DDA}$  and  $V_{REF-}$  can be internally connected to  $V_{SSA}$ , depending on the package. Refer to Section 4: Pin descriptions for further details.

4. V<sub>SSA</sub> must be tied to ground.

5. See Table 56: Maximum source impedance RAIN max for  $\mathsf{R}_{\mathsf{AIN}}$  limitation.





#### Figure 26. ADC accuracy characteristics

#### Figure 27. Typical connection diagram using the ADC



- 1. Refer to Table 56: Maximum source impedance RAIN max for the value of R<sub>AIN</sub> and Table 54: ADC characteristics for the value of CADC
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.





Figure 29. Power supply and reference decoupling (V<sub>REF+</sub> not connected to V<sub>DDA</sub>)

1.  $V_{\mathsf{REF}^+}$  and  $V_{\mathsf{REF}^-}$  inputs are available only on 100-pin packages.





1.  $V_{\mathsf{REF}\text{+}}$  and  $V_{\mathsf{REF}\text{-}}$  inputs are available only on 100-pin packages.



# 6.3.21 LCD controller (STM32L152xx only)

The STM32L152xx embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the V<sub>DD</sub> voltage. An external capacitor C<sub>ext</sub> must be connected to the V<sub>LCD</sub> pin to decouple this converter.

Symbol	Parameter	Min	Тур	Max	Unit
$V_{LCD}$	LCD external voltage	-	-	3.6	
$V_{LCD0}$	LCD internal reference voltage 0	-	2.6	-	
V <sub>LCD1</sub>	LCD internal reference voltage 1	-	2.73	-	
V <sub>LCD2</sub>	LCD internal reference voltage 2	-	2.86	-	
V <sub>LCD3</sub>	LCD internal reference voltage 3	-	2.98	-	V
V <sub>LCD4</sub>	LCD internal reference voltage 4	-	3.12	-	
$V_{LCD5}$	LCD internal reference voltage 5	-	3.26	-	
V <sub>LCD6</sub>	LCD internal reference voltage 6	-	3.4	-	
V <sub>LCD7</sub>	CD7 LCD internal reference voltage 7		3.55	-	
C <sub>ext</sub>	V <sub>LCD</sub> external capacitance	0.1	-	2	μF
ı (1)	Supply current at V <sub>DD</sub> = 2.2 V	-	3.3	-	
LCD,	Supply current at V <sub>DD</sub> = 3.0 V	-	3.1	-	μA
R <sub>Htot</sub> <sup>(2)</sup>	Low drive resistive network overall value	5.28	6.6	7.92	MΩ
$R_L^{(2)}$	High drive resistive network total value	192	240	288	kΩ
V <sub>44</sub>	Segment/Common highest level voltage	-	-	V <sub>LCD</sub>	V
V <sub>34</sub>	Segment/Common 3/4 level voltage	-	$3/4 V_{LCD}$	-	
V <sub>23</sub>	Segment/Common 2/3 level voltage	-	$2/3 V_{LCD}$	-	
V <sub>12</sub>	Segment/Common 1/2 level voltage	-	$1/2 V_{LCD}$	-	V
V <sub>13</sub>	Segment/Common 1/3 level voltage		1/3 V <sub>LCD</sub>	-	V
V <sub>14</sub>	Segment/Common 1/4 level voltage	-	$1/4 V_{LCD}$	-	
V <sub>0</sub>	Segment/Common lowest level voltage	0	-	-	
ΔVxx <sup>(3)</sup>	Segment/Common level voltage error T <sub>A</sub> = -40 to 85 $^{\circ}$ C	-	-	±50	mV

	Table 62.	LCD	controller	characteristics
--	-----------	-----	------------	-----------------

1. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected

2. Guaranteed by design.

3. Guaranteed by characterization results.



# 7.3 LQFP48 7 x 7 mm, 48-pin low-profile quad flat package information



Figure 38. LQFP48 7 x 7 mm, 48-pin low-profile quad flat package outline

1. Drawing is not to scale.



Symbol	millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	0.500	0.550	0.600	0.0197	0.0217	0.0236	
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020	
D	6.900	7.000	7.100	0.2717	0.2756	0.2795	
E	6.900	7.000	7.100	0.2717	0.2756	0.2795	
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244	
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244	
L	0.300	0.400	0.500	0.0118	0.0157	0.0197	
Т	-	0.152	-	-	0.0060	-	
b	0.200	0.250	0.300	0.0079	0.0098	0.0118	
е	-	0.500	-	-	0.0197	-	
ddd	-	-	0.080	-	-	0.0031	

Table 66. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



#### Figure 42. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package recommended footprint

1. Dimensions are in millimeters.



Date	Revision	Changes
		Changed voltage Range 1 minimum to 1.71 V and updated dynamic voltage scaling range in <i>Table 3: Functionalities depending on the operating power supply range</i>
		Updated LCD and ADC features in <i>Table 2: Ultralow power</i> <i>STM32L15xx6/8/B device features and peripheral counts.</i>
		Updated Table 3: Functionalities depending on the operating power supply range.
		Updated Table 5: Working mode-dependent functionalities (from Run/active down to standby).
		Updated Figure 3: STM32L15xVx UFBGA100 ballout
		Added Table 7: Legend/abbreviations used in the pinout table. Updated Table 8: STM32L15xx6/8/B pin definitions
		Updated Figure 10: Pin loading conditions and Figure 11: Pin input voltage. Updated Figure 12: Power supply scheme.
		Replaced " $\Sigma$ " by " $\sigma$ " in Section 6.1.1 and Section 6.1.2.
		Updated Table 10: Voltage characteristics.
		Updated Table 13: General operating conditions.
		Added Section 6.1.7: Optional LCD power supply scheme.
		Updated Table 16: Embedded internal reference voltage.
		Added this Note in Section : High-speed external clock generated from a crystal/ceramic resonator
		Updated Section : Functional susceptibility to I/O current injection.
12-Nov-2013	9	This Section 6.3.5: Wakeup time from Low power mode was previously a paragraph in Section 6.3.4: Supply current characteristics.
		Updated f <sub>HSE</sub> conditions in <i>Table 17: Current consumption in Run</i> mode, code with data processing running from Flash and Table 18: Current consumption in Run mode, code with data processing running from RAM. Fixed IDD unit in <i>Table 23: Typical and maximum current consumptions in Standby mode.</i>
		This Figure 15: High-speed external clock source AC timing diagram was moved up (was previously after Figure 16: Low-speed external clock source AC timing diagram.
		Updated first sentence in Section 6.3.14: NRST pin characteristics.
		Updated Table 25: Low-power mode wakeup timings title.
		Updated Table 26: High-speed external user clock characteristics
		Updated Table 28: HSE oscillator characteristics and Table 29: LSE oscillator characteristics (fLSE = 32.768 kHz).
		Updated Section 6.3.11: Electrical sensitivity characteristics title.
		Updated Table 39: ESD absolute maximum ratings.
		Updated <i>Table 41: I/O current injection susceptibility</i> and <i>Table 42: I/O static characteristics</i> .
		Updated Figure 21: I2C bus AC waveforms and measurement circuit.
		Removed any occurrence of "when 8 pins are sourced at same time" in <i>Table 43: Output voltage characteristics</i> .
		Updated section link in second paragraph of <i>Section 6.3.15: TIM timer characteristics</i> .

Table 73	Document	revision	history	(continued)
----------	----------	----------	---------	-------------

