



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART, USB
Peripherals	LED, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LCC (J-Lead)
Supplier Device Package	52-PLCC (19.15x19.15)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89c5131-s3sil

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Block Diagram



- Notes: 1. Alternate function of Port 1
 - 2. Alternate function of Port 3
 - 3. Alternate function of Port 4



The table below shows all SFRs with their address and their reset value.

Table 13. SFR Descriptions

	Bit Addressable			No	on-Bit Addressa	ble			
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h	UEPINT 0000 0000	CH 0000 0000	CCAP0H XXXX XXXX	CCAP1H XXXX XXXX	CCAP2H XXXX XXXX	CCAP3H XXXX XXXX	CCAP4H XXXX XXXX		FFh
F0h	B 0000 0000	LEDCON 0000 0000							F7h
E8h		CL 0000 0000	CCAP0L XXXX XXXX	CCAP1L XXXX XXXX	CCAP2L XXXX XXXX	CCAP3L XXXX XXXX	CCAP4L XXXX XXXX		EFh
E0h	ACC 0000 0000		UBYCTLX 0000 0000	UBYCTHX 0000 0000					E7h
D8h	CCON 00X0 0000	CMOD 00XX X000	CCAPM0 X000 0000	CCAPM1 X000 0000	CCAPM2 X000 0000	CCAPM3 X000 0000	CCAPM4 X000 0000		DFh
D0h	PSW 0000 0000	FCON (1) XXXX 0000	EECON 0000 0000		UEPCONX 1000 0000	UEPRST 0000 0000			D7h
C8h	T2CON 0000 0000	T2MOD XXXX XX00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000	UEPSTAX 0000 0000	UEPDATX 0000 0000	CFh
C0h	P4 XXXX 1111		UEPIEN 0000 0000	SPCON 0001 0100	SPSTA 0000 0000	SPDAT XXXX XXXX	USBADDR 0000 0000	UEPNUM 0000 0000	C7h
B8h	IPL0 X000 000	SADEN 0000 0000	UFNUML 0000 0000	UFNUMH 0000 0000	USBCON 0000 0000	USBINT 0000 0000	USBIEN 0000 0000		BFh
B0h	P3 1111 1111	IEN1 XXXX X000	IPL1 XXXX X000	IPH1 XXXX X000				IPH0 X000 0000	B7h
A8h	IEN0 0000 0000	SADDR 0000 0000						CKCON1 0000 0000	AFh
A0h	P2 1111 1111		AUXR1 XXXX X0X0	PLLCON XXXX XX00	PLLDIV 0000 0000		WDTRST XXXX XXXX	WDTPRG XXXX X000	A7h
98h	SCON 0000 0000	SBUF XXXX XXXX	BRL 0000 0000	BDRCON XXX0 0000	KBLS 0000 0000	KBE 0000 0000	KBF 0000 0000		9Fh
90h	P1 1111 1111			SSCON 0000 0000	SSCS 1111 1000	SSDAT 1111 1111	SSADR 1111 1110		97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR XX0X 0000	CKCON0 0000 0000	8Fh
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87h
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	

Note: 1. FCON access is reserved for the Flash API and ISP software.



Reserved



Table 16. Timer SFR's

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
TH0	8Ch	Timer/Counter 0 High byte								
TL0	8Ah	Timer/Counter 0 Low byte								
TH1	8Dh	Timer/Counter 1 High byte								
TL1	8Bh	Timer/Counter 1 Low byte								
TH2	CDh	Timer/Counter 2 High byte								
TL2	CCh	Timer/Counter 2 Low byte								
TCON	88h	Timer/Counter 0 and 1 control	TF1	TR1	TF0	TR0	IE1	IT1	IEO	IT0
TMOD	89h	Timer/Counter 0 and 1 Modes	GATE1	C/T1#	M11	M01	GATE0	C/T0#	M10	M00
T2CON	C8h	Timer/Counter 2 control	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#
T2MOD	C9h	Timer/Counter 2 Mode							T2OE	DCEN
RCAP2H	CBh	Timer/Counter 2 Reload/Capture High byte								
RCAP2L	CAh	Timer/Counter 2 Reload/Capture Low byte								
WDTRST	A6h	WatchDog Timer Reset								
WDTPRG	A7h	WatchDog Timer Program						S2	S1	S0

Table 17. Serial I/O Port SFR's

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
SCON	98h	Serial Control	FE/SM0	SM1	SM2	REN	TB8	RB8	ТІ	RI
SBUF	99h	Serial Data Buffer								
SADEN	B9h	Slave Address Mask								
SADDR	A9h	Slave Address								

Table 18. Baud Rate Generator SFR's

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
BRL	9Ah	Baud Rate Reload								
BDRCON	9Bh	Baud Rate Control				BRR	ТВСК	RBCK	SPD	SRC





Figure 6. Crystal Connection



PLL

PLL Description The AT89C5131 PLL is used to generate internal high frequency clock (the USB Clock) synchronized with an external low-frequency (the Peripheral Clock). The PLL clock is used to generate the USB interface clock. Figure 7 shows the internal structure of the PLL.

The PFLD block is the Phase Frequency Comparator and Lock Detector. This block makes the comparison between the reference clock coming from the N divider and the reverse clock coming from the R divider and generates some pulses on the Up or Down signal depending on the edge position of the reverse clock. The PLLEN bit in PLLCON register is used to enable the clock generation. When the PLL is locked, the bit PLOCK in PLLCON register (see Figure 7) is set.

The CHP block is the Charge Pump that generates the voltage reference for the VCO by injecting or extracting charges from the external filter connected on PLLF pin (see Figure 8). Value of the filter components are detailed in the Section "DC Characteristics".

The VCO block is the Voltage Controlled Oscillator controlled by the voltage V_{REF} produced by the charge pump. It generates a square wave signal: the PLL clock.

Figure 7. PLL Block Diagram and Symbol



The typical values are: $R = 100 \Omega$, C1 = 10 nf, C2 = 2.2 nF.



Dual Data Pointer Register

The additional data pointer can be used to speed up code execution and reduce code size.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1.0 (see Table 32) that allows the program code to switch between them (see Figure 10).

Figure 10. Use of Dual Pointer



Table 32. AUXR1 RegisterAUXR1- Auxiliary Register 1(0A2h)

7	6	5	4	3	2	1	0					
-	-	ENBOOT	-	GF3	0	-	DPS					
Bit Number	Bit Mnemonic	Description	Description									
7	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.									
6	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.									
5	ENBOOT	Enable Boot Cleared to dis Set to map th	Enable Boot Flash Cleared to disable boot ROM. Set to map the boot ROM between F800h - 0FFFFh.									
4	-	Reserved The value rea	ad from this bi	it is indetermir	nate. Do not se	et this bit.						
3	GF3	This bit is a g	eneral-purpos	se user flag.								
2	0	Always cleare	ed.									
1	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.									
0	DPS	Data Pointer Cleared to se Set to select	Data Pointer Selection Cleared to select DPTR0. Set to select DPTR1.									

Reset Value = XXXX XX0X0b

Not bit addressable

a. Bit 2 stuck at 0; this allows to use INC AUXR1 to toggle DPS without changing GF3.



Program/Code Memory

The AT89C5131 implement 32 Kbytes of on-chip program/code memory. Figure 11 shows the split of internal and external program/code memory spaces depending on the product.

The Flash memory increases EPROM and ROM functionality by in-circuit electrical erasure and programming. Thanks to the internal charge pump, the high voltage needed for programming or erasing Flash cells is generated on-chip using the standard $V_{\rm DD}$ voltage. Thus, the Flash Memory can be programmed using only one voltage and allows Inapplication Software Programming commonly known as IAP. Hardware programming mode is also available using specific programming tool.





Note: If the program executes exclusively from on-chip code memory (not from external memory), beware of executing code from the upper byte of on-chip memory (7FFFh) and thereby disrupting I/O Ports 0 and 2 due to external prefetch. Fetching code constant from this location does not affect Ports 0 and 2.

External Code Memory Access

Memory Interface

The external memory interface comprises the external bus (Port 0 and Port 2) as well as the bus control signals (PSEN, and ALE).

Figure 12 shows the structure of the external address bus. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 33 describes the external memory interface signals.

Figure 12. External Code Memory Interface Structure



Extra Row

The following procedure is used to program the Extra Row space and is summarized in Figure 16:

- Load data in the column latches from address FF80h to FFFFh.
- Disable the interrupts.
- Launch the programming by writing the data sequence 52h followed by A2h in FCON register.

The end of the programming indicated by the FBUSY flag cleared.

• Enable the interrupts.

Figure 16. Flash and Extra Row Programming Procedure







EEPROM Data Memory

Description	The 1-Kbyte on-chip EEPROM memory block is located at addresses 0000h to 03FFh of the ERAM memory space and is selected by setting control bits in the EECON register.						
	A read in the EEPROM memory is done with a MOVX instruction.						
	A physical write in the EEPROM memory is done in two steps: write data in the column latches and transfer of all data latches into an EEPROM memory row (programming).						
	The number of data written on the page may vary from 1 to 128 bytes (the page size). When programming, only the data written in the column latch is programmed and a ninth bit is used to obtain this feature. This provides the capability to program the whole memory by bytes, by page or by a number of bytes in a page. Indeed, each ninth bit is set when the writing the corresponding byte in a row and all these ninth bits are reset after the writing of the complete EEPROM row.						
Write Data in the Column Latches	Data is written by byte to the column latches as for an external RAM memory. Out of the 11 address bits of the data pointer, the 4 MSBs are used for page selection (row) and 7 are used for byte selection. Between two EEPROM programming sessions, all the addresses in the column latches must stay on the same page, meaning that the 4 MSB must not be changed.						
	The following procedure is used to write to the column latches:						
	Set bit EEE of EECON register						
	Load DPTR with the address to write						
	Store A register with the data to be written						
	Execute a MOVX @DPTR, A						
	 If needed, loop the three last instructions until the end of a 128 bytes page 						
Programming	The EEPROM programming consists on the following actions:						
	• Writing one or more bytes of one page in the column latches. Normally, all bytes must belong to the same page; if not, the first page address will be latched and the others discarded.						
	• Launching programming by writing the control sequence (54h followed by A4h) to the EECON register.						
	• EEBUSY flag in EECON is then set by hardware to indicate that programming is in progress and that the EEPROM segment is not available for reading.						
	• The end of programming is indicated by a hardware clear of the EEBUSY flag.						
Read Data	The following procedure is used to read the data stored in the EEPROM memory						
	Set bit EEE of EECON register						
	 Stretch the MOVX to accommodate the slow access time of the column latch (Set bit M0 of AUXR register) 						
	Load DPTR with the address to read						

• Execute a MOVX A, @DPTR

Hardware Security Byte

7	6	5	4	3	2	1	0				
X2B	BLJB	OSCON1	OSCON0	-	LB2	LB1	LB0				
Bit Number	Bit Mnemonic	Descriptio	Description								
7	X2B	X2 Bit Set this bit Clear this	X2 Bit Set this bit to start in standard mode Clear this bit to start in X2 mode.								
6	BLJB	Bootloade Set this bit Cleared th	Bootloader Jump Bit Set this bit to start the user's application on next reset at address 0000h. Cleared this bit to start the bootloader at address F400h (default).								
5-4	OSCON1-0	Oscillator These two consumpti <u>OSCON1</u> 1 1 0 0	Oscillator Control Bits These two bits are used to control the oscillator in order to reduce consumption. OSCON1 OSCON0 Description 1 1 oscillator is configured to run from 0 to 32 MHz oscillator is configured to run from 0 to 16 MHz oscillator is configured to run from 0 to 8 MHz o this configuration shouldn't be set								
3	-	Reserved The value	read from thi	s bit is indeter	minate.						
2-0	LB2:0	Lock Bits									

Table 44. Hardware Security Byte

Default value after erasing chip: FFh

- Notes: 1. Only the 4 MSB bits can be access by software.
 - 2. The 4 LSB bits can only be access by parallel mode.



ECOMn	CAPPn	CAPNn	MATn	TOGn	PWM m	ECCF n	Module Function
0	0	0	0	0	0	0	No Operation
x	1	0	0	0	0	х	16-bit capture by a positive- edge trigger on CEXn
х	0	1	0	0	0	х	16-bit capture by a negative trigger on CEXn
х	1	1	0	0	0	х	16-bit capture by a transition on CEXn
1	0	0	1	0	0	х	16-bit Software Timer/Compare mode.
1	0	0	1	1	0	Х	16-bit High Speed Output
1	0	0	0	0	1	0	8-bit PWM
1	0	0	1	х	0	х	Watchdog Timer (module 4 only)

Table 52	PCA Module Modes	Rogistors)
Table 52.	PCA Module Modes	Registers <i>)</i>

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output (see Table 53 and Table 54)









Note: 1. Only for Module 4

Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen. Writing to CCAPnH will set the ECOM bit.

Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn't occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.

High Speed Output Mode In this mode, the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 29).

A prior write must be done to CCAPnL and CCAPnH before writing the ECOMn bit.



Table 60. BDRCON Register

BDRCON - Baud Rate Control Register (9Bh)

7	6	5	4	3	2	1	0				
-	-	-	BRR	TBCK	RBCK	SPD	SRC				
Bit Number	Bit Mnemonic	Description		•							
7	-	Reserved The value rea	eserved he value read from this bit is indeterminate. Do not set this bit								
6	-	Reserved The value rea	eserved he value read from this bit is indeterminate. Do not set this bit								
5	-	Reserved The value rea	eserved he value read from this bit is indeterminate. Do not set this bit.								
4	BRR	Baud Rate R Cleared to sto Set to start th	Baud Rate Run Control bit Cleared to stop the internal Baud Rate Generator. Set to start the internal Baud Rate Generator.								
3	TBCK	Transmissio Cleared to se Set to select	n Baud rate lect Timer 1 c internal Baud	Generator Se or Timer 2 for t Rate Generat	lection bit for he Baud Rate or.	Generator.					
2	RBCK	Reception B Cleared to se Set to select	aud Rate Ge lect Timer 1 c internal Baud	nerator Selec or Timer 2 for t Rate Generat	tion bit for U he Baud Rate or.	ART Generator.					
1	SPD	Baud Rate S Cleared to se Set to select	Baud Rate Speed Control bit for UART Cleared to select the SLOW Baud Rate Generator. Set to select the FAST Baud Rate Generator.								
0	SRC	Baud Rate S Cleared to se mode). Set to select	Baud Rate Source select bit in Mode 0 for UART Cleared to select F _{OSC} /12 as the Baud Rate Generator (F _{CLK PERIPH} /6 in X2 mode). Set to select the internal Baud Rate Generator for UARTs in mode 0.								

Reset Value = XXX0 0000b Not bit addressable

AT89C5131

Table 62. IEN0 Register

IEN0 - Interrupt Enable Register (A8h)

7	6	5	4	3	2	1	0			
EA	EC	ET2	ES	ET1	EX1	ET0	EX0			
Bit Number	Bit Mnemonic	Descriptior	1							
7	EA	Enable All i Cleared to c Set to enable	nable All interrupt bit Cleared to disable all interrupts. Set to enable all interrupts.							
6	EC	PCA interru Cleared to c Set to enable	CA interrupt enable bit leared to disable. et to enable.							
5	ET2	Timer 2 over Cleared to c Set to enable	Timer 2 overflow interrupt Enable bit Cleared to disable Timer 2 overflow interrupt. Set to enable Timer 2 overflow interrupt.							
4	ES	Serial port Cleared to c Set to enable	Enable bit lisable serial p e serial port in	port interrupt. nterrupt.						
3	ET1	Timer 1 over Cleared to c Set to enable	e rflow interru lisable Timer le Timer 1 ove	pt Enable bit 1 overflow inte erflow interrup	errupt. t.					
2	EX1	External in Cleared to c Set to enable	External interrupt 1 Enable bit Cleared to disable external interrupt 1. Set to enable external interrupt 1.							
1	ET0	Timer 0 over Cleared to c Set to enable	Timer 0 overflow interrupt Enable bit Cleared to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.							
0	EX0	External in Cleared to c Set to enable	External interrupt 0 Enable bit Cleared to disable external interrupt 0. Set to enable external interrupt 0.							

Reset Value = 0000 0000b Bit addressable





Programmable LED

AT89C5131 have up to 4 programmable LED current sources, configured by the register LEDCON.

Table 72. LEDCON Register

LEDCON (S:F1h) LED Control Register

7	6	5	4	3 2		1	0	
LED3		LED2		LED1		LED0		
Bit Number	Bit Mnemonic	Description						
7:6	LED3	Port/LED3 (0 0 0 1 1 0 1 1	ED3 Configuration0Standard C51 Port12 mA current source when P3.7 is O04 mA current source when P3.7 is O110 mA current source when P3.7 is O					
5:4	LED2	Port/LED2 (0 0 0 1 1 0 1 1	rt/LED2 Configuration 0 Standard C51 Port 1 2 mA current source when P3.6 is O 0 4 mA current source when P3.6 is O 1 10 mA current source when P3.6 is O					
3:2	LED1	Port/LED1 (0 0 0 1 1 0 1 1	<u>Sonfiguration</u> Standard C51 Port 2 mA current source when P3.5 is O 4 mA current source when P3.5 is O 10 mA current source when P3.5 is O					
1:0	LED0	Port/LED0 (0 0 1 0 1 1	Standard C51 Port 2 mA current source when P3.3 is O 4 mA current source when P3.3 is O 10 mA current source when P3.3 is O					

Reset Value = 00h



Error Conditions	The following flags in the SPSTA signal SPI error conditions:				
Mode Fault (MODF)	Mode Fault error in Master mode SPI indicates that the level on the Slave Select (\overline{SS}) pin is inconsistent with the actual mode of the device. MODF is set to warn that there may have a multi-master conflict for system control. In this case, the SPI system is affected in the following ways:				
	An SPI receiver/error CPU interrupt request is generated,				
	The SPEN bit in SPCON is cleared. This disable the SPI,				
	The MSTR bit in SPCON is cleared				
	When \overline{SS} DISable (SSDIS) bit in the SPCON register is cleared, the MODF flag is set when the \overline{SS} signal becomes "0".				
	However, as stated before, for a system with one Master, if the \overline{SS} pin of the Master device is pulled low, there is no way that another Master attempt to drive the network. In this case, to prevent the MODF flag from being set, software can set the SSDIS bit in the SPCON register and therefore making the \overline{SS} pin as a general-purpose I/O pin.				
	Clearing the MODF bit is accomplished by a read of SPSTA register with MODF bit set, followed by a write to the SPCON register. SPEN Control bit may be restored to its original set state after the MODF bit has been cleared.				
Write Collision (WCOL)	A Write Collision (WCOL) flag in the SPSTA is set when a write to the SPDAT register is done during a transmit sequence.				
	WCOL does not cause an interruption, and the transfer continues uninterrupted.				
	Clearing the WCOL bit is done through a software sequence of an access to SPSTA and an access to SPDAT.				
Overrun Condition	An overrun condition occurs when the Master device tries to send several data bytes and the Slave devise has not cleared the SPIF bit issuing from the previous data byte transmitted. In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read of the SPDAT returns this byte. All others bytes are lost.				
	This condition is not detected by the SPI peripheral.				
Interrupts	Two SPI status flags can generate a CPU interrupt requests:				
	Table 74 SDI Interrupts				

Table 74. SPI Interrupts

Flag	Request
SPIF (SP Data Transfer)	SPI Transmitter Interrupt request
MODF (Mode Fault)	SPI Receiver/Error Interrupt Request (if SSDIS = "0")

Serial Peripheral data transfer flag, SPIF: This bit is set by hardware when a transfer has been completed. SPIF bit generates transmitter CPU interrupt requests.

Mode Fault flag, MODF: This bit becomes set to indicate that the level on the SS is inconsistent with the mode of the SPI. MODF with SSDIS reset, generates receiver/error CPU interrupt requests.

Figure 45 gives a logical view of the above statements.



Table 82. Status for Slave Transmitter Mode

		Application Software Response			esponse		
Status		Tolfrom	To SSCON				
(SSCS)	and TWI hardware	SSDAT	STA	STO	SI	AA	Next Action Taken by TWI Software
A8h	Own SLA+R has been received; ACK has been returned	Load data byte or Load data	x x	0	0	0	Last data byte will be transmitted and NOT ACK will be received Data byte will be transmitted and ACK will be received
		byte					
B0h	Arbitration lost in SLA+R/W as master; own SLA+R has been	Load data byte or	х	0	0	0	Last data byte will be transmitted and NOT ACK will be received
	received; ACK has been returned	Load data byte	х	0	0	1	Data byte will be transmitted and ACK will be received
Data byte in SSDAT h B8h been transmitted; NO		Load data byte or	х	0	0	0	Last data byte will be transmitted and NOT ACK will be received
	ACK has been received	Load data byte	Х	0	0	1	Data byte will be transmitted and ACK will be received
	Data byte in SSDAT has been transmitted; NOT ACK has been received	No SSDAT action or	0	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA Switched to the not addressed slave mode; own SLA
COL		No SSDAT action or	0	0	0	1	will be recognised; GCA will be recognised if GC=logic 1 Switched to the not addressed slave mode; no
C0h		No SSDAT action or	1	0	0	0	recognition of own SLA or GCA. A START condition will be transmitted when the bus becomes free Switched to the pot addressed slave mode: own SLA
		No SSDAT action	1	0	0	1	will be recognised; GCA will be recognised if GC=logic 1. A START condition will be transmitted when the bus becomes free
		No SSDAT action or	0	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA Switched to the not addressed slave mode; own SLA
C8h	Last data byte in SSDAT has been transmitted (AA=0); ACK has been received	No SSDAT action or	0	0	0	1	will be recognised; GCA will be recognised if GC=logic 1 Switched to the not addressed slave mode; po
		No SSDAT action or	1	0	0	0	recognition of own SLA or GCA. A START condition will be transmitted when the bus becomes free
		No SSDAT action	1	0	0	1	Switched to the not addressed slave mode; own SLA will be recognised; GCA will be recognised if GC=logic 1. A START condition will be transmitted when the bus becomes free



Isochronous Transactions

Isochronous OUT Transactions in Standard	An endpoint will be first enabled and configured before being able to receive Isochro- nous packets.				
Mode	When a OUT packet is received on an endpoint, the RXOUTB0 bit is set by the USB controller. This triggers an interrupt if enabled. The firmware has to select the corresponding endpoint, store the number of data bytes by reading the UBYCTLX and UBYCTHX registers. If the received packet is a ZLP (Zero Length Packet), the UBYCTLX and UBYCTLX and UBYCTHX register values are equal to 0 and no data has to be read.				
	The STLCRC bit in the UEPSTAX register is set by the USB controller if the packet stored in FIFO has a corrupted CRC. This bit is updated after each new packet receipt.				
	When all the endpoint FIFO bytes have been read, the firmware will clear the RXOUTB0 bit to allow the USB controller to store the next OUT packet data into the endpoint FIFO. Until the RXOUTB0 bit has been cleared by the firmware, the data sent by the Host at each OUT transaction will be lost.				
	If the RXOUTB0 bit is cleared while the Host is sending data, the USB controller will store only the remaining bytes into the FIFO.				
	If the Host sends more bytes than supported by the endpoint FIFO, the overflow data won't be stored, but the USB controller will consider that the packet is valid if the CRC is correct.				
Isochronous OUT Transactions in Ping-pong	An endpoint will be first enabled and configured before being able to receive Isochro- nous packets.				
Mode	When a OUT packet is received on the endpoint bank 0, the RXOUTB0 bit is set by the USB controller. This triggers an interrupt if enabled. The firmware has to select the corresponding endpoint, store the number of data bytes by reading the UBYCTLX and UBYCTHX registers. If the received packet is a ZLP (Zero Length Packet), the UBYCTLX and UBYCTLX register values are equal to 0 and no data has to be read.				
	The STLCRC bit in the UEPSTAX register is set by the USB controller if the packet stored in FIFO has a corrupted CRC. This bit is updated after each new packet receipt.				
	When all the endpoint FIFO bytes have been read, the firmware will clear the RXOUB0 bit to allow the USB controller to store the next OUT packet data into the endpoint FIFO bank 0. This action switches the endpoint bank 0 and 1. Until the RXOUTB0 bit has been cleared by the firmware, the data sent by the Host on the bank 0 endpoint FIFO will be lost.				
	If the RXOUTB0 bit is cleared while the Host is sending data on the endpoint bank 0, the USB controller will store only the remaining bytes into the FIFO.				
	When a new OUT packet is received on the endpoint bank 1, the RXOUTB1 bit is set by the USB controller. This triggers an interrupt if enabled. The firmware empties the bank 1 endpoint FIFO before clearing the RXOUTB1 bit. Until the RXOUTB1 bit has been cleared by the firmware, the data sent by the Host on the bank 1 endpoint FIFO will be lost.				
	The RXOUTB0 and RXOUTB1 bits are alternatively set by the USB controller at each new packet receipt.				
	The firmware has to clear one of these two bits after having read all the data FIFO to allow a new packet to be stored in the corresponding bank.				

AT89C5131

Table 96. UEPSTAX (S:CEh) USB Endpoint X Status Register

7	6	- ,	5	4	3	2	1	0		
DIR RXOU		TB1	STALLRQ	TXRDY	STL/CRC	RXSETUP	RXOUTB0	TXCMP		
Bit Number	Bit Mnemonic	Descri	Description							
7	DIR	Control Endpoint Direction This bit is used only if the endpoint is configured in the control type (seeSection "UEPCONX Register UEPCONX (S:D4h) USB Endpoint X Control Register"). This bit determines the Control data and status direction. The device firmware will set this bit ONLY for the IN data stage, before any other USB operation. Otherwise, the device firmware will clear this bit.								
6	RXOUTB1	Receiv This bit Then, t Interrup bit has This bit	Received OUT Data Bank 1 for Endpoints 4, 5 and 6 (Ping-pong mode) This bit is set by hardware after a new packet has been stored in the endpoint FIFO data bank 1 (only in Ping-pong mode). Then, the endpoint interrupt is triggered if enabled (see"UEPINT Register UEPINT (S:F8h read-only) USB Endpoint Interrupt Register" on page 143) and all the following OUT packets to the endpoint bank 1 are rejected (NAK'ed) until this bit has been cleared, excepted for Isochronous Endpoints. This bit will be cleared by the device firmware after reading the OUT data from the endpoint FIFO.							
5	STALLRQ	Stall H Set this For CO	andshake Reques bit to request a S ⁻ NTROL endpoints:	it TALL answer to the cleared by hardwa	host for the next ha re when a valid SE	andshake.Clear this TUP PID is receive	bit otherwise. d.			
4	TXRDY	TX Pac Set this endpoin Length This bit acknow triggere	TX Packet Ready Set this bit after a packet has been written into the endpoint FIFO for IN data transfers. Data will be written into the endpoint FIFO only after this bit has been cleared. Set this bit without writing data to the endpoint FIFO to send a Zero Length Packet. This bit is cleared by hardware, as soon as the packet has been sent for Isochronous endpoints, or after the host has acknowledged the packet for Control, Bulk and Interrupt endpoints. When this bit is cleared, the endpoint interrupt is triggered if enabled (see"UEPINT Register UEPINT (S:F8h read-only) USB Endpoint Interrupt Register" on page 143).							
3	STLCRC	Stall So - For C This bit interrup page 1 It will bu - For Is This bit This bit	Stall Sent/CRC error flag - For Control, Bulk and Interrupt Endpoints: This bit is set by hardware after a STALL handshake has been sent as requested by STALLRQ. Then, the endpoint interrupt is triggered if enabled (see"UEPINT Register UEPINT (S:F8h read-only) USB Endpoint Interrupt Register" on page 143) It will be cleared by the device firmware. - For Isochronous Endpoints (Read-Only): This bit is set by hardware if the last received data is corrupted (CRC error on data). This bit is updated by hardware when a new data is received.							
2	RXSETUP	Received SETUP This bit is set by hardware when a valid SETUP packet has been received from the host. Then, all the other bits of the register are cleared by hardware and the endpoint interrupt is triggered if enabled (see"UEPINT Register UEPINT (S:F8h read-only) USB Endpoint Interrupt Register" on page 143). It will be cleared by the device firmware after reading the SETUP data from the endpoint FIFO.								
1	RXOUTB0	Received OUT Data Bank 0 (see also RXOUTB1 bit for Ping-pong Endpoints) This bit is set by hardware after a new packet has been stored in the endpoint FIFO data bank 0. Then, the endpoint interrupt is triggered if enabled (see"UEPINT Register UEPINT (S:F8h read-only) USB Endpoint Interrupt Register" on page 143) and all the following OUT packets to the endpoint bank 0 are rejected (NAK'ed) until this bit has been cleared, excepted for Isochronous Endpoints. However, for control endpoints, an early SETUP transaction may overwrite the content of the endpoint FIFO, even if its Data packet is received while this bit is set. This bit will be cleared by the device firmware after reading the OUT data from the endpoint FIFO.								
0	TXCMPL	Transmitted IN Data Complete This bit is set by hardware after an IN packet has been transmitted for Isochronous endpoints and after it has been accepted (ACK'ed) by the host for Control, Bulk and Interrupt endpoints. Then, the endpoint interrupt is triggered if enabled (see"UEPINT Register UEPINT (S:F8h read-only) USB Endpoint Interrupt Register" on page 143). This bit will be cleared by the device firmware before setting TXRDY.								

Reset Value = 00h





Table 100.UEPRST RegisterUEPRST (S:D5h)USB Endpoint FIFO Reset Register

7	6	5	4	3	2	1	0		
-	EP6RST	EP5RST	EP4RST	EP3RST	EP2RST	EP1RST	EPORST		
Bit Number	Bit Mnemonic	Description							
7	-	Reserved The value read from this bit is always 0. Do not set this bit.							
6	EP6RST	Endpoint 6 F Set this bit ar hardware res Then, clear th	Endpoint 6 FIFO Reset Set this bit and reset the endpoint FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received. Then, clear this bit to complete the reset operation and start using the FIFO.						
5	EP5RST	Endpoint 5 F Set this bit ar hardware res Then, clear th	Endpoint 5 FIFO Reset Set this bit and reset the endpoint FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received. Then, clear this bit to complete the reset operation and start using the FIFO.						
4	EP4RST	Endpoint 4 FIFO Reset Set this bit and reset the endpoint FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received. Then, clear this bit to complete the reset operation and start using the FIFO.							
3	EP3RST	Endpoint 3 FIFO Reset Set this bit and reset the endpoint FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received. Then, clear this bit to complete the reset operation and start using the FIFO.							
2	EP2RST	Endpoint 2 FIFO Reset Set this bit and reset the endpoint FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received. Then, clear this bit to complete the reset operation and start using the FIFO.							
1	EP1RST	Endpoint 1 FIFO Reset Set this bit and reset the endpoint FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received. Then, clear this bit to complete the reset operation and start using the FIFO.							
0	EPORST	Endpoint 0 FIFO Reset Set this bit and reset the endpoint FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received. Then, clear this bit to complete the reset operation and start using the FIFO.							

Reset Value = 00h



Datasheet Change Log

Changes from 4136A - 03/03 to 4136B - 09/03

- 1. Added Two Wire Interface description.
- 2. AC/DC parameters modified.