



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf24j10-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## PIC18F45J10 FAMILY

#### **Pin Diagrams**



#### **Table of Contents**

1.0	Device Overview	7
2.0	Guidelines for Getting Started with PIC18FJ Microcontrollers	23
3.0	Oscillator Configurations	27
4.0	Power-Managed Modes	35
5.0	Reset	41
6.0	Memory Organization	51
7.0	Flash Program Memory	71
8.0	8 x 8 Hardware Multiplier	81
9.0	Interrupts	83
10.0	I/O Ports	97
11.0	Timer0 Module	115
12.0	Timer1 Module	119
13.0	Timer2 Module	125
14.0	Capture/Compare/PWM (CCP) Modules	127
15.0	Enhanced Capture/Compare/PWM (ECCP) Module	135
16.0	Master Synchronous Serial Port (MSSP) Module	149
17.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	193
18.0	10-Bit Analog-to-Digital Converter (A/D) Module	215
19.0	Comparator Module	225
20.0	Comparator Voltage Reference Module	231
21.0	Special Features of the CPU	
22.0	Instruction Set Summary	249
23.0	Development Support	
24.0	Electrical Characteristics	303
25.0	Packaging Information	337
Appe	andix A: Revision History	349
Appe	andix B: Migration Between High-End Device Families	350
Inde>	<	353
The I	Microchip Web Site	363
Cust	omer Change Notification Service	363
Cust	omer Support	
Read	ler Response	
PIC1	8F45J10 family Product Identification System	365

Dia Maraa	Pi	Pin Number		Pin	Buffer	Description			
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description			
						PORTE is a bidirectional I/O port.			
RE0/RD/AN5	8	25	25						
RE0				I/O	ST	Digital I/O.			
RD				I	TTL	Read control for Parallel Slave Port			
				_		(see also WR and CS pins).			
AN5				I	Analog	Analog input 5.			
RE1/WR/AN6	9	26	26						
RE1				I/O	ST	Digital I/O.			
WR				I	TTL	Write control for Parallel Slave Port			
				_		(see CS and RD pins).			
AN6				I	Analog	Analog input 6.			
RE2/CS/AN7	10	27	27						
RE2				I/O	ST	Digital I/O.			
CS				I	TTL	Chip Select control for Parallel Slave Port			
				_		(see related RD and WR pins).			
AN7				I	Analog	Analog input 7.			
Vss	12, 31	6, 30,	6, 29	Р	—	Ground reference for logic and I/O pins.			
		31							
Vdd	11, 32	7, 8,	7, 28	Р	—	Positive supply for logic and I/O pins.			
		28, 29							
VDDCORE/VCAP	6	23	23						
VDDCORE				Р		Positive supply for logic and I/O pins.			
VCAP				Р	—	Ground reference for logic and I/O pins.			
NC	_	13	12, 13,		_	No connect.			
			33, 34						
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output									
ST = Schmi	tt Trigge	r input v	with CM	OS lev	els l	= Input			
O = Output	t				F	P = Power			

TABLE 1-3:	PIC18F44J10/45J10 PINOUT I/O DESCRIPTIONS (	(CONTINUED)	)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

#### 4.4.1 PRI\_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI\_IDLE mode is entered from PRI\_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set the SCS<1:0> bits to '10' and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC0 Configuration bit. The OSTS bit remains set (see Figure 4-6).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval, TCSD, is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 4-7).

#### 4.4.2 SEC\_IDLE MODE

In SEC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC\_RUN by setting the IDLEN bit and executing a SLEEPinstruction. If the device is in another Run mode, set IDLEN first, then set SCS<1:0> to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut-down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 4-7).

Note: The Timer1 oscillator should already be running prior to entering SEC\_IDLE mode. If the T1OSCEN bit is not set when the SLEEPinstruction is executed, the SLEEP instruction will be ignored and entry to SEC\_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

### FIGURE 4-6: TRANSITION TIMING FOR ENTRY TO IDLE MODE



#### FIGURE 4-7: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



#### 7.5 Writing to Flash Program Memory

The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWTinstruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: Unlike previous devices, the PIC18F45J10 family of devices does not reset the holding registers after a write occurs. The holding registers must be cleared or overwritten before a programming sequence. In order to maintain the endurance of the cells, each Flash byte should not be programmed more then twice between erase operations. Either a Bulk or Row Erase of the target row is required before attempting to modify the contents a third time.



#### FIGURE 7-5: TABLE WRITES TO FLASH PROGRAM MEMORY

#### 7.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. If the section of program memory to be written to has been programmed previously, then the memory will need to be erased before the write occurs (see Section 7.4.1 "Flash Program Memory Erase Sequence").
- 2. Write the 64 bytes into the holding registers with auto-increment.
- Set the EECON1 register for the write operation:
   set WREN to enable byte writes.
- 4. Disable interrupts.

- 5. Write 55h to EECON2.
- 6. Write 0AAh to EECON2.
- 7. Set the WR bit. This will begin the write cycle.
- The CPU will stall for duration of the write (about 2 ms using internal timer).
- 9. Re-enable interrupts.
- 10. Verify the memory (table read).

An example of the required code is shown in Example 7-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

# PIC18F45J10 FAMILY

BRA		Unconditiona	l Branch		BSF	Bit Set f			
Syntax:		BRA n			Syntax:	BSF f, b	{,a}		
Operands	S:	-1024dn d10	)23		Operands:	0 df d255			
Operation: (PC) + 2 + 2 no PC				0 db d7					
Status A	ffected:	None							
Encoding	j:	1101 C	)nnn nnn	nnnn	Operation:	1 0 1  <b< td=""></b<>			
Descrinti	ion <sup>.</sup>	Add the 2 s complement number, 2n, to the PC. Since the PC will have			Status Affected:	None	1		
50501ipti					Encoding:	1000	bbba fff	f ffff	
incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.			Description:	Bit b in register f is set. If a isO, the Access Bank is selected. If a is1, the BSR is used to select the					
Words:		1				GPR bank (	(default).	adad instruction	
Cycles:		2				set is enab	bled, this inst	truction operates	
Q Cycle	Activity:					in Indexed	LiteraOffset	Addressing	
	Q1	Q2	Q3	Q4		mode where	never fd95 (5 23 "Byte Orie	5Fh). See	
D	ecode)	Read literal n	Process Data	Write to PC		Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
	No	No	No	No	Words:	1			
op	peration	operation	operation	operation	Cycles:	1			
					Q Cycle Activity:				
Example:		HERE	BRA Jump		Q1	Q2	Q3	Q4	
Before Instruction PC = address (HERE) After Instruction				Decode	Read register f	Process Data	Write register f		
Arte	PC	= ad	dress(Jump)						
					Example:	BSF F	LAG_REG, 7,	1	
				Before Instruction FLAG_REG = OAh					

 $FLAG_REG = 8Ah$ 

#### 25.2 Package Details

The following sections give the technical details of the packages.

#### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES				
Dimensi	on Limits	MIN	NOM	MAX		
Number of Pins	Ν	28				
Pitch	е	.100 BSC				
Top to Seating Plane	Α	-	-	.200		
Molded Package Thickness	A2	.120	.135	.150		
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	E	.290	.310	.335		
Molded Package Width	E1	.240	.285	.295		
Overall Length	D	1.345	1.365	1.400		
Tip to Seating Plane	L	.110	.130	.150		
Lead Thickness	С	.008	.010	.015		
Upper Lead Width	b1	.040	.050	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing §	eB	_	_	.430		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com