



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| | 0 Dit |
| Core Size | 0-DIL |
| Speed | 40MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 32 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 13x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf44j10-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F24J10 PIC18LF24J10
- PIC18F25J10 PIC18LF25J10
- PIC18F44J10 PIC18LF44J10
- PIC18F45J10 PIC18LF45J10

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price. The PIC18F45J10 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 Core Features

1.1.1 LOW POWER

All of the devices in the PIC18F45J10 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-Fly Mode Switching:** The powermanaged modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 24.0 "Electrical Characteristics" for values.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F45J10 family offer three different oscillator options. These include:

- Two Crystal modes, using crystals or ceramic resonators
- Two External Clock modes
- INTRC source (approximately 31 kHz)

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

4.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set the SCS<1:0> bits to '10' and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC0 Configuration bit. The OSTS bit remains set (see Figure 4-6).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval, TCSD, is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 4-7).

4.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set SCS<1:0> to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut-down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 4-7).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 4-6: TRANSITION TIMING FOR ENTRY TO IDLE MODE



FIGURE 4-7: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



PIC18F45J10 FAMILY

| R/W-0 | U-0 | R/W-1 | R/W-1 | R-1 | R-1 | R/W-0 | R/W-0 |
|-----------------|--|--|--|--|--|---------------------------------------|--------------------|
| IPEN | — | CM | RI | TO | PD | POR | BOR ⁽¹⁾ |
| bit 7 | | | | · | · | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimple | mented bit, rea | ad as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unki | nown |
| bit 7 | IPEN: Interrup 1 = Enable pr 0 = Disable p | ot Priority Enab riority levels on riority levels or | le bit interrupts interrupts (F | PIC16CXXX Co | ompatibility mo | de) | |
| bit 6 | Unimplement | ted: Read as ' | D' | | | | |
| bit 5 | CM: Configura | ation Mismatch | Flag bit | | | | |
| bit 4 | 1 = A Configu 0 = A Configu Mismatch RI: RESET Ins 1 = The RESE 0 = The RESE | uration Mismate uration Mismate Reset occurs struction Flag b ET instruction v ET instruction v | ch Reset has ich Reset ha) it vas not execu was executed | not occurred s occurred (m ited (set by firm d causing a de | ust be set in nware only) evice Reset (n | software after a nust be set in so | Configuration |
| bit 3 | TO: Watchdog | it Reset occurs g Time-out Flag | ;) g bit | | | | |
| | 1 = Set by po 0 = A WDT til | wer-up, CLRWI me-out occurre | o⊤ instruction ed | or SLEEP inst | ruction | | |
| bit 2 | PD: Power-Do | own Detection | Flag bit | | | | |
| | 1 = Set by po 0 = Set by ex | wer-up or by the secution of the | ne CLRWDT in SLEEP instrue | struction ction | | | |
| bit 1 | POR: Power-o | on Reset Statu | s bit | | | | |
| | 1 = A Power- 0 = A Power- | on Reset has r on Reset occu | not occurred (rred (must be | (set by firmwar set in softwar | e only) e after a Powe | r-on Reset occu | rs) |
| bit 0 | BOR: Brown- | out Reset Statu | us bit ⁽¹⁾ | | | | |
| | 1 = A Brown 0 = A Brown | -out Reset has -out Reset occ | not occurred urred (must b | (set by firmwa e set in softwa | are only) are after a Brow | vn-out Reset occ | curs) |
| Note 1: BO | R is not availab | le on PIC18LF | 2XJ10/4XJ10 | devices. | | | |

REGISTER 5-1: RCON: RESET CONTROL REGISTER

| Note 1: | It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected. |
|---------|--|
| 2: | If the on-chip voltage regulator is disabled, BOR remains '0' at all times. See Section 5.4.1 "Detecting BOR" for more information. |
| 3: | Brown-out Reset is said to have occurred when $\overline{\text{BOR}}$ is '0' and $\overline{\text{POR}}$ is '1' (assuming that $\overline{\text{POR}}$ was set to '1' by software immediately after a Power-on Reset). |

6.0 MEMORY ORGANIZATION

There are two types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces.

Additional detailed information on the operation of the Flash program memory is provided in **Section 7.0 "Flash Program Memory"**.

6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F24J10 and PIC18F44J10 each have 16 Kbytes of Flash memory and can store up to 8,192 single-word instructions. The PIC18F25J10 and PIC18F45J10 each have 32 Kbytes of Flash memory and can store up to 16,384 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for the PIC18F45J10 family devices is shown in Figure 6-1.





FIGURE 6-7: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

6.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 128 bytes of memory (00h-7Fh) in Bank 0 and the last 128 bytes of memory (80h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 6-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 6.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

6.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

| R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------------------|-------|------|------|--------|--------|--------|--------|
| PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSP1IF | CCP1IF | TMR2IF | TMR1IF |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| | | | |

| bit 7 | PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit ⁽¹⁾ |
|----------------|---|
| | 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred |
| bit 6 | ADIF: A/D Converter Interrupt Flag bit |
| | 1 = An A/D conversion completed (must be cleared in software)0 = The A/D conversion is not complete |
| bit 5 | RCIF: EUSART Receive Interrupt Flag bit |
| | 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The EUSART receive buffer is empty |
| bit 4 | TXIF: EUSART Transmit Interrupt Flag bit |
| | 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full |
| bit 3 | SSP1IF: Master Synchronous Serial Port 1 Interrupt Flag bit |
| | 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive |
| bit 2 | CCP1IF: ECCP1/CCP1 Interrupt Flag bit |
| | |
| | Capture mode: |
| | <u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred |
| | <u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode:</u> |
| | Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred 0 = No TMR1 register compare match occurred |
| | Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred 0 = No TMR1 register compare match occurred 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. |
| bit 1 | Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit |
| bit 1 | Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred |
| bit 1 bit 0 | Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred TMR1IF: TMR1 Overflow Interrupt Flag bit |
| bit 1 bit 0 | Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow |

Note 1: This bit is not implemented on 28-pin devices and should be read as '0'.

12.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

| R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|---------|---------|---------|--------|--------|--------|
| RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N |
| bit 7 | | | | | | | bit 0 |

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

| Legend: | | | | | |
|-------------------------|------------------------------------|---|----------------------------------|--------------------|--|
| R = Readable | bit | W = Writable bit | U = Unimplemented bit, | read as '0' | |
| -n = Value at I | POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |
| | | | | | |
| bit 7 | RD16: 16-Bit | Read/Write Mode Enable | e bit | | |
| | 1 = Enables | register read/write of TIme | er1 in one 16-bit operation | | |
| h ii 0 | | register read/write of Time | | | |
| DIT 6 | | er i System Clock Status c | | | |
| | \perp = Device c 0 = Device c | lock is derived from Timer | ni osciliator Ier source | | |
| bit 5-4 | T1CKPS<1:0 | >: Timer1 Input Clock Pre | escale Select bits | | |
| | 11 = 1:8 Pres | scale value | | | |
| | 10 = 1:4 Pres | scale value | | | |
| 01 = 1:2 Prescale value | | | | | |
| | 00 = 1:1 Pres | scale value | | | |
| bit 3 | T1OSCEN: T | imer1 Oscillator Enable b | it | | |
| | 1 = Timer1 os | scillator is enabled | | | |
| | 0 = Timer 1 os | inverter and feedback re- | sistor are turned off to elimina | te power drain | |
| bit 2 | TISYNC: Tim | ner1 External Clock Input | Synchronization Select bit | | |
| | When TMR10 | CS = 1: | -, | | |
| | 1 = Do not sy | nchronize external clock i | input | | |
| | 0 = Synchron | ize external clock input | | | |
| | When TMR10 | <u>CS = 0:</u> | | | |
| | This bit is ign | ored. Timer1 uses the inte | ernal clock when TMR1CS = (| 0. | |
| bit 1 | TMR1CS: Tin | ner1 Clock Source Select | bit | | |
| | 1 = External 0 = Internal of | clock from pin RC0/T1OS clock (Fosc/4) | SO/T13CKI (on the rising edge | 2) | |
| bit 0 | TMR10N: Tir | mer1 On bit | | | |
| | 1 = Enables | Timer1 | | | |
| | 0 = Stops Tir | ner1 | | | |
| | | | | | |

15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L register contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation:

EQUATION 15-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation:

EQUATION 15-3:

| | log (Fosc) |
|------------------------|---|
| PWM Resolution (max) = | $\frac{\log(\overline{\text{FPWM}})}{\log(2)}$ bits |

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

15.4.3 PWM OUTPUT CONFIGURATIONS

The P1M<1:0> bits in the CCP1CON register allow one of four configurations:

- Single Output
- · Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 15.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 15-2.

| PWM Frequency | 2.44 kHz | 9.77 kHz | 39.06 kHz | 156.25 kHz | 312.50 kHz | 416.67 kHz |
|----------------------------|----------|----------|-----------|------------|------------|------------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | FFh | FFh | FFh | 3Fh | 1Fh | 17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.58 |

TABLE 15-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

16.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

16.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with general address call)

The I²C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- · Slave mode

PIC18F24J10/25J10 (28-pin) devices have one MSSP module designated as MSSP1. PIC18F44J10/45J10 (40/44-pin) devices have two MSSP modules, designated as MSSP1 and MSSP2. Each module operates independently of the other.

| Note: | Throughout this section, generic refer- ences to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names and module I/O signals use the generic designator 'x' to indicate the use of a numeral to distinguish |
|-------|--|
| | indicate the use of a numeral to distinguish a particular module, when required. Control bit names are not individuated. |

16.2 Control Registers

Each MSSP module has three associated control registers. These include a status register (SSPxSTAT) and two control registers (SSPxCON1 and SSPxCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I^2C mode.

Additional details are provided under the individual sections.

Note: Disabling the MSSP module by clearing the SSPEN (SSPxCON1<5>) bit may not reset the module. It is recommended to clear the SSPxSTAT, SSPxCON1 and SSPxCON2 registers and select the mode prior to setting the SSPEN bit to enable the MSSP module. Note: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCON register names. SSP1CON1 and SSP1CON2 control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.

16.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDOx) RC5/SDO1 or RD2/PSP2/SDO2
- Serial Data In (SDIx) RC4/SDI1/SDA1 or RD1/PSP1/SDI2/SDA2
- Serial Clock (SCKx) RC3/SCK1/SCL1 or RD0/PSP0/SCK2/SCL2

Additionally, a fourth pin may be used when in a Slave mode of operation:

 Slave Select (SSx) – RA5/AN4/SS1/C2OUT or RD3/PSP3/SS2

Figure 16-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 16-1: MSSP BLOCK DIAGRAM (SPI MODE)



PIC18F45J10 FAMILY

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|---------------|--|---|---|--|---|-------------------|-----------------|--|--|
| WCOL | SSPOV | SSPEN ⁽¹⁾ | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | | |
| oit 7 | | | | | • | | bit | | |
| _eaend: | | | | | | | | | |
| R = Readabl | e bit | W = Writable b | it | U = Unimplem | nented bit. read | l as '0' | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown | | |
| | | | | | | | | | |
| bit 7 | WCOL: Write In Master Tra 1 = A write f transmis | e Collision Detec <u>insmit mode:</u> to the SSPxBUF sion to be starte | t bit ⁻ register was d (must be cle | s attempted wh eared in softwar | nile the I ² C cor re) | nditions were | not valid for | | |
| | 0 = No collis <u>In Slave Tran</u> 1 = The SSF software 0 = No collis | ion <u>ismit mode:</u> יxBUF register is) ion | s written while | it is still transm | itting the previo | ous word (mus | t be cleared i | | |
| | <u>In Receive mode (Master or Slave modes):</u> This is a "don't care" bit. | | | | | | | | |
| bit 6 | SSPOV: Receive Overflow Indicator bit | | | | | | | | |
| | In Receive m 1 = A byte is software 0 = No overf In Transmit m | <u>ode:</u> received while t) low <u>node:</u> | he SSPxBUF | register is still h | olding the prev | rious byte (mus | at be cleared i | | |
| | This is a "dor | n't care" bit in Tra | insmit mode. | (1) | | | | | |
| bit 5 | SSPEN: Mas 1 = Enables t 0 = Disables | ter Synchronous the serial port ar serial port and c | Serial Port E d configures onfigures the | inable bit(") the SDAx and S se pins as I/O p | SCLx pins as th ort pins | e serial port pi | ns | | |
| bit 4 | CKP: SCK R | elease Control b | it | | | | | | |
| | <u>In Slave mod</u> 1 = Release 0 = Holds clo | <u>e:</u> clock _' ck low (clock str | etch), used to | ensure data se | etup time | | | | |
| | <u>In Master mo</u> Unused in thi | <u>de:</u> s mode. | | | | | | | |
| bit 3-0 | SSPM<3:0>: | Synchronous S | erial Port Mod | le Select bits | | | | | |
| | $1111 = I^{2}C S$ $1110 = I^{2}C S$ $1011 = I^{2}C F$ $1000 = I^{2}C M$ $0111 = I^{2}C S$ $1011 = I^{2}C S$ | lave mode, 10-b lave mode, 7-bit irmware Control laster mode, clo lave mode, 10-b | it address wit address with led Master mo ck = Fosc/(4 it address | h Start and Stop Start and Stop ode (slave Idle) * (SSPxADD + | p bit interrupts bit interrupts e 1)) | enabled nabled | | | |
| | 0110 = I ² C S Bit combination | nave mode, 7-bit ons not specifica | address Illy listed here | are either rese | erved or implem | ented in SPI n | node only. | | |

Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.

16.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 16-23).

16.4.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

16.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 16-24).

16.4.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 16-23: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 17-7: ASYNCHRONOUS RECEPTION

| TABLE 17-6: | REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION |
|-------------|---|
|-------------|---|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|--|-------------|--------------|--------------|--------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 47 |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 49 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 49 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 49 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 49 |
| RCREG | EUSART Receive Register | | | | | | 49 | | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 49 |
| BAUDCON | ABDOVF | RCIDL | _ | SCKP | BRG16 | — | WUE | ABDEN | 49 |
| SPBRGH | SPBRGH EUSART Baud Rate Generator Register High Byte | | | | | | 49 | | |
| SPBRG | EUSART E | aud Rate Ge | enerator Reg | gister Low E | Byte | | | | 49 |

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: These bits are not implemented on 28-pin devices and should be read as '0'.

17.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN/J2602 support protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 17-8) and asynchronously, if the device is in Sleep mode (Figure 17-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

21.0 SPECIAL FEATURES OF THE CPU

PIC18F45J10 family devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- · Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- · Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- In-Circuit Serial Programming[™] (ICSP[™])

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 3.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F45J10 family of devices have a configurable Watchdog Timer which is controlled in software.

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

21.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h. A complete list is shown in Table 21-1. A detailed explanation of the various bit functions is provided in Register 21-1 through Register 21-8.

21.1.1 CONSIDERATIONS FOR CONFIGURING THE PIC18F45J10 FAMILY DEVICES

Unlike most PIC18 microcontrollers, devices of the PIC18F45J10 family do not use persistent memory registers to store configuration information. The configuration bytes are implemented as volatile memory which means that configuration data must be programmed each time the device is powered up.

Configuration data is stored in the four words at the top of the on-chip program memory space, known as the Flash Configuration Words. It is stored in program memory in the same order shown in Table 21-1, with CONFIG1L at the lowest address and CONFIG3H at the highest. The data is automatically loaded in the proper Configuration registers during device power-up.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data; this is to make certain that program code is not stored in this address when the code is compiled.

The volatile memory cells used for the Configuration bits always reset to '1' on Power-on Resets. For all other type of Reset events, the previously programmed values are maintained and used without reloading from program memory.

The four Most Significant bits of CONFIG1H, CONFIG2H and CONFIG3H in program memory should also be '1111'. This makes these Configuration Words appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires a device Reset.

PIC18F45J10 FAMILY

| NEGF | Negate f | | | | | |
|------------------|--|-------------|------|------|--|--|
| Syntax: | NEGF f | NEGF f {,a} | | | | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0 , 1] | 5 | | | | |
| Operation: | (\overline{f}) + 1 \rightarrow | f | | | | |
| Status Affected: | N, OV, C, I | DC, Z | | | | |
| Encoding: | 0110 | 110a | ffff | ffff | | |
| | Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 22.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |

| NOF |) | No Operation | | | | | |
|-------|----------------|--------------|---------------|------------|----------|--------------|--|
| Synta | ax: | NOP | | | | | |
| Oper | ands: | None | | | | | |
| Oper | ation: | No operat | on | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 0000 1111 | 0000 xxxx | 000 xxx | 00 xx | 0000 xxxx | |
| Desc | ription: | No operati | No operation. | | | | |
| Word | ls: | 1 | | | | | |
| Cycle | es: | 1 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q | 3 | | Q4 | |
| | Decode | No | No |) | | No | |
| | | operation | opera | tion | 0 | peration | |

Example:

None.

| Words | ;: |
|-------|----|
|-------|----|

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|--------|--------------|---------|--------------|
| Decode | Read | Process | Write |
| | register 'f' | Data | register 'f' |

Example: NEGF REG, 1

| Before Instruc | tion | | | |
|-------------------|------|------|------|-------|
| REG | = | 0011 | 1010 | [3Ah] |
| After Instruction | on | | | |
| REG | = | 1100 | 0110 | [C6h] |

| SUBFSR Subtract Literal from FS | | | | | R | | | |
|---------------------------------|----------------|---------------------------|---|----------|---------|-----------------------|--|--|
| Synta | ax: | SUBFSR | f, k | | | | | |
| Oper | ands: | $0 \le k \le 63$ | | | | | | |
| | | f ∈ [0, 1, | 2] | | | | | |
| Oper | ation: | FSR(f) – k | $s \rightarrow FSRf$ | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | oding: | 1110 | 1001 | ffk | c . | kkkk | | |
| Desc | ription: | The 6-bit I the conter | The 6-bit literal 'k' is subtracted from the contents of the FSR specified by | | | | | |
| Word | ls: | 1. | 1 | | | | | |
| Cycle | es: | 1 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | | | Q4 | | |
| | Decode | Read register 'f' | Proce Data | ess a | V de | Vrite to stination | | |
| | | - | 1 | | | | | |

| Example: | SUBFSR | 2, | 23h |
|----------|--------|----|-----|
|----------|--------|----|-----|

| Before Instru | uction | |
|---------------|--------|-------|
| FSR2 | = | 03FFh |

| After Instructi | on | |
|-----------------|----|-------|
| FSR2 | = | 03DCh |

| Syntax: | <u>e</u> i | | | | | |
|------------------|--|-------------------------|-----|--------|-------------|--|
| Syntax. | 30 | SUBULINK K | | | | |
| Operands: | 0 ≤ | $\leq K \leq 63$ | | | | |
| Operation: | FS | $R2 - k \rightarrow FS$ | R2 | | | |
| | (T | $OS) \rightarrow PC$ | | | | |
| Status Affected: | No | one | | | | |
| Encoding: | | 1110 10 | 01 | 11kk | kkkk | |
| | contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where $f = 3$ (binary '11'); it operates only on FSR2. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 2 | | | | | |
| Q Cycle Activit | y: | | | | | |
| Q1 | | Q2 | | Q3 | Q4 | |
| Decode | ; | Read | Pro | ocess | Write to | |
| | | register 'f' | D | Data | destination | |
| No | | No | | No | No | |
| Oporatio | n | Operation | One | ration | Operation | |

Example: SUBULNK 23h

| • | | | | | | |
|--------------------|----|-------|--|--|--|--|
| Before Instruction | | | | | | |
| FSR2 | = | 03FFh | | | | |
| PC | = | 0100h | | | | |
| After Instructi | on | | | | | |
| FSR2 | = | 03DCh | | | | |
| PC | = | (TOS) | | | | |

22.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

| Note: | Enabling | the | PIC18 | instruction | set | |
|-------|-----------|-------|---------------------------|---------------|-------|--|
| | extension | may | cause le | gacy applicat | tions | |
| | to behave | errat | tically or fail entirely. | | | |

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (**Section 6.5.1 "Indexed Addressing with Literal Offset**"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0), or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 22.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

22.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

Refer to the MPLAB[®] IDE, MPASM[™] or MPLAB C18 documentation for information on enabling Extended Instruction set support

22.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F45J10 family, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

24.2 DC Characteristics: Power-Down and Supply Current PIC18F24J10/25J10/44J10/45J10 (Industrial) PIC18LF24J10/25J10/44J10/45J10 (Industrial) (Continued)

| PIC18F45J10 Family (Industrial) | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | |
|------------------------------------|-------------------------------------|--|-----|-------|------------|--------------------------|---|--|
| Param No. | Device | Тур | Max | Units | Conditions | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | |
| | All devices | 3.8 | 7.7 | mA | -40°C | | Fosc = 31 kHz (RC_RUN mode, Internal oscillator source) | |
| | | 3.7 | 7.5 | mA | +25°C | VDD = 2.5V | | |
| | | 3.7 | 7.5 | mA | +85°C | VDD = 3.3V VDD = 2.5V | | |
| | All devices | 3.9 | 7.9 | mA | -40°C | | | |
| | | 3.7 | 7.5 | mA | +25°C | | | |
| | | 3.7 | 7.5 | mA | +85°C | | | |
| | All devices | 64 | 167 | μA | -40°C | | Fosc = 31 kHz | |
| | | 77 | 193 | μA | +25°C | | | |
| | | 95 | 269 | μA | +85°C | | | |
| | All devices | 65 | 266 | μA | -40°C | | Internal oscillator source) | |
| | | 79 | 294 | μA | +25°C | VDD = 3.3V | , | |
| | | 98 | 360 | μA | +85°C | | | |

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

24.4 AC (Timing) Characteristics

24.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

| 1. TppS2ppS | 3 | 3. Tcc:st | (I ² C specifications only) |
|----------------------------|---------------------------------|-----------|--|
| 2. TppS | | 4. Ts | (I ² C specifications only) |
| Т | | | |
| F | Frequency | Т | Time |
| Lowercase le | etters (pp) and their meanings: | | |
| рр | | | |
| сс | CCP1 | osc | OSC1 |
| ck | CLKO | rd | RD |
| cs | CS | rw | RD or WR |
| di | SDI | SC | SCK |
| do | SDO | SS | SS |
| dt | Data in | tO | ТОСКІ |
| io | I/O port | t1 | T1CKI |
| mc | MCLR | wr | WR |
| Uppercase le | etters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (High-impedance) | V | Valid |
| L | Low | Z | High-impedance |
| I ² C only | | | |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |
| TCC:ST (I ² C s | pecifications only) | - | |
| CC | | | |
| HD | Hold | SU | Setup |
| ST | | | |
| DAT | DATA input hold | STO | Stop condition |
| STA | Start condition | | |

24.4.3 TIMING DIAGRAMS AND SPECIFICATIONS



TABLE 24-6: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Мах | Units | Conditions |
|---------------|---------------|---|-----|-----|-------|--------------------------|
| 1A | Fosc | External CLKI Frequency ⁽¹⁾ | DC | 40 | MHz | EC Oscillator mode |
| | | Oscillator Frequency ⁽¹⁾ | 4 | 25 | MHz | HS Oscillator mode |
| 1 | Tosc | External CLKI Period ⁽¹⁾ | 25 | — | ns | EC Oscillator mode |
| | | Oscillator Period ⁽¹⁾ | 25 | 250 | ns | HS Oscillator mode |
| 2 | Тсү | Instruction Cycle Time ⁽¹⁾ | 100 | — | ns | Tcy = 4/Fosc, Industrial |
| 3 | TosL, TosH | External Clock in (OSC1) High or Low Time | 10 | — | ns | EC Oscillator mode |
| 4 | TosR, TosF | External Clock in (OSC1) Rise or Fall Time | — | 7.5 | ns | EC Oscillator mode |

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Package Marking Information (Continued)

40-Lead PDIP



44-Lead QFN



Example



Example



44-Lead TQFP



Example

