



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf45j10-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



28/40/44-Pin High-Performance, RISC Microcontrollers

Special Microcontroller Features:

- Operating Voltage Range: 2.0V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- · On-Chip 2.5V Regulator
- 4x Phase Lock Loop (PLL) available for Crystal and Internal Oscillators
- Self-Programmable under Software Control
- Low-Power, High-Speed CMOS Flash Technology
- C Compiler Optimized Architecture:
- Optional extended instruction set designed to optimize re-entrant code
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s
- Single-Supply In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- In-Circuit Debug (ICD) with Three Breakpoints via Two Pins
- · Power-Managed modes with Clock Switching:
 - Run: CPU on, peripherals on
 - Idle: CPU off, peripherals on
 - Sleep: CPU off, peripherals off

Flexible Oscillator Structure:

- Two Crystal modes, up to 40 MHz
- Two External Clock modes, up to 40 MHz
- Internal 31 kHz Oscillator
- Secondary Oscillator using Timer1 @ 32 kHz
- Two-Speed Oscillator Start-up
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:

- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- · Three Programmable External Interrupts
- · Four Input Change Interrupts
- · One Capture/Compare/PWM (CCP) module
- One Enhanced Capture/Compare/PWM (ECCP) module:
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- Two Master Synchronous Serial Port (MSSP) modules supporting 3-Wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- One Enhanced Addressable USART module:
 - Supports RS-485, RS-232 and LIN/J2602
 - Auto-wake-up on Start bit
 - Auto-Baud Detect (ABD)
- 10-Bit, up to 13-Channel Analog-to-Digital Converter module (A/D):
 - Auto-acquisition capability
 - Conversion available during Sleep
 - Self-calibration feature
- · Dual Analog Comparators with Input Multiplexing

	Program Memory						MSSP		Р	F	ors	
Device	Flash (bytes)	# Single-Word Instructions	SRAM Data Memory (bytes)	I/O	10-Bit A/D (ch)	CCP/ ECCP (PWM)		SPI	Master I ² C™	EUSAR	Comparat	Timers 8/16-Bi
PIC18F24J10	16K	8192	1024	21	10	2/0	1	Y	Y	1	2	1/2
PIC18F25J10	32K	16384	1024	21	10	2/0	1	Y	Y	1	2	1/2
PIC18F44J10	16K	8192	1024	32	13	1/1	2	Y	Y	1	2	1/2
PIC18F45J10	32K	16384	1024	32	13	1/1	2	Y	Y	1	2	1/2

Din Nama	Pi	n Numb	ber	Pin	Buffer	Deceriation
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12	33	9	8	I/O I I	TTL ST ST Analog	Digital I/O. External Interrupt 0. PWM Fault input for Enhanced CCP1. Analog input 12.
RB1/INT1/AN10 RB1 INT1 AN10	34	10	9	I/O I I	TTL ST Analog	Digital I/O. External Interrupt 1. Analog input 10.
RB2/INT2/AN8 RB2 INT2 AN8	35	11	10	I/O I I	TTL ST Analog	Digital I/O. External Interrupt 2. Analog input 8.
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽¹⁾	36	12	11	I/O I I/O	TTL Analog ST	Digital I/O. Analog Input 9. Capture 2 input/Compare 2 output/PWM2 output.
RB4/KBI0/AN11 RB4 KBI0 AN11	37	14	14	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog Input 11.
RB5/KBI1/C1OUT RB5 KBI1 C1OUT	38	15	15	I/O I O	TTL TTL	Digital I/O. Interrupt-on-change pin. Comparator 1 output.
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
Legend: TTL = TTL co ST = Schmi O = Output	ompatibl tt Trigge t	e input er input v	with CM	IOS lev	C els I F	CMOS = CMOS compatible input or output = Input P = Power

TABLE 1-3: PIC18F44J10/45J10 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

EXAMPLE 8-3: 1

16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RESI, F	; Add cross
	MOVE	PRODH, W	; products
	ADDWFC	RESZ, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	,
i	NOTE		
	MUTWE	ARGIH, W	/ • ADC111 * ADC21 >
	MOLWF	ARGZL	, ARGIH " ARGZL->
	MOVE		, PRODH.PRODL
		PRODL, W	, : Add grogg
	MOVE	RESI, F	, Add Cross
	ADDMEC	PECODII, W	; products
	CLRE	WREC	;
	ADDMEC	BEG3 E	,
	ADDWI C	, r.	'

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0	= ARG1H:ARG1L • ARG2H:ARG2L
	$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L) +$
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
			;	PRODH:PRODL
	MOVFF	PRODH, RES1	;	
	MOVFF	PRODL, RESO	;	
;				
	MOVF	ARG1H, W		
	MULWF	ARG2H	;	ARG1H * ARG2H ->
			;	PRODH:PRODL
	MOVFF	PRODH, RES3	;	
	MOVFF	PRODL, RES2	;	
;				
	MOVF	ARG1L, W		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
			;	PRODH:PRODL
	MOVF	PRODL, W	;	
	ADDWF	RES1, F	;	Add cross
	MOVF	PRODH, W	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG	;	
	ADDWFC	RES3, F	;	
;				
	MOVF	ARG1H, W	;	
	MULWF	ARG2L	;	ARG1H * ARG2L ->
			;	PRODH:PRODL
	MOVF	PRODL, W	;	
	ADDWF	RES1, F	;	Add cross
	MOVF	PRODH, W	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG	;	
	ADDWFC	RES3, F	;	
;	DEFIC			
	BIFSS	ARG2H, 7	;	ARG2H: ARG2L neg?
	BRA	SIGN_ARGI	,	no, check ARGI
	MOVE	ARGIL, W		
	SUBWF	RESZ		
		ARGIN, W	'	
	SUBWFB	KE55		
, STG	N ARGI			
510	BTESS	ARG1H 7	;	ARG1H: ARG11, neg?
	BRA	CONT CODE	;	no done
	MOVE	ARG2L, W	;	no, done
	SUBWF	RES2	;	
	MOVE	ARG2H, W	;	
	SUBWFB	RES3		
;				
CON	T_CODE			
	:			

9.6 INTx Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt.

All external interrupts (INT0, INT1 and INT2) can wake-up the processor from the power-managed modes if bit INTxIE was set prior to going into the power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high-priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the Fast Return Stack. If a fast return from interrupt is not used (see **Section 6.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF MOVFF MOVFF	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR_TMEP located anywhere
; ; USER I ;	SR CODE	
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	IBF: Input But	ffer Full Status	bit				
	1 = A word ha	as been receiv	ed and is waitir	ng to be read b	y the CPU		
h.H.C		nas been recei					
DIT 6		Butter Full Stat	US DIT				
	1 = The output = 0 = The output = 0	ut buffer still no	een read	ly written word			
bit 5	IBOV: Input B	Suffer Overflow	Detect bit (in N	/licroprocessor	mode)		
	1 = A write o	ccurred when a	a previously inp	out word has no	ot been read (m	ust be cleared	in software)
	0 = No overfloor	ow occurred					
bit 4	PSPMODE: F	Parallel Slave F	Port Mode Sele	ct bit			
	1 = Parallel S	Slave Port mod	e				
hit 3		ted: Read as '	o,				
bit 2		Direction Con	trol bit				
5112		Direction Con					
	0 = Output						
bit 1	TRISE1: RE1	Direction Con	trol bit				
	1 = Input						
	0 = Output						
bit 0	TRISE0: RE0	Direction Con	trol bit				
	1 = Input						

REGISTER 10-1: TRISE REGISTER (40/44-PIN DEVICES ONLY)

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 14-3:

PWM Resolution (max) =
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP2 pin will not be cleared.

TABLE 14-4:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

14.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY)

The PWM auto-shutdown features of the Enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in detail in **Section 15.4.7 "Enhanced PWM Auto-Shutdown"**.

Auto-shutdown features are not available for CCP2.

14.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.

15.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M<1:0> and CCP1M<3:0> bits of the CCP1CON register.

Figure 15-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Dead-Band Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the period boundary (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.

EQUATION 15-1:

$$PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 15-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE





16.4.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the l^2 C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 16-12).



FIGURE 16-12: CLOCK SYNCHRONIZATION TIMING

16.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 16-26).
- b) SCLx is sampled low before SDAx is asserted low (Figure 16-27).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- · the Start condition is aborted;
- the BCLxIF flag is set; and
- the MSSP module is reset to its Idle state (Figure 16-26).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to '0'. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 16-28). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0. If the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 16-26: BUS COLLISION DURING START CONDITION (SDAx ONLY)





FIGURE 17-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 17-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	47
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	49
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	49
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	49
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	49
TXREG	EUSART T	ransmit Reg	ister						49
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	49
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	49
SPBRGH	EUSART E	Baud Rate G	enerator Re	gister High	Byte				49
SPBRG	EUSART E	Baud Rate G	enerator Re	gister Low	Byte				49

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: These bits are not implemented on 28-pin devices and should be read as '0'.

17.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

17.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit, TXIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	47
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	49
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	49
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	49
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	49
TXREG	EUSART Transmit Register					49			
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	49
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	49
SPBRGH	EUSART E	aud Rate Ge	enerator Re	gister High	Byte				49
SPBRG	EUSART E	aud Rate Ge	enerator Re	gister Low I	Byte				49

TABLE 17-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: These bits are not implemented on 28-pin devices and should be read as '0'.

18.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT<2:0> bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

18.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable.

There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD (see parameter 130 in Table 24-25 for more information).

Table 18-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 18-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock S	Maximum	
Operation	ADCS<2:0>	Device Frequency
2 Tosc	000	2.86 MHz
4 Tosc	100	5.71 MHz
8 Tosc	001	11.43 MHz
16 Tosc	101	22.86 MHz
32 Tosc	010	40.0 MHz
64 Tosc	110	40.0 MHz
RC ⁽²⁾	x11	1.00 MHz ⁽¹⁾

Note 1: The RC source has a typical TAD time of $4 \ \mu s$.

2: For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification.

18.4 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

19.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 19-1. Bits, CM<2:0> of the CMCON register, are used to select these modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 24.0 "Electrical Characteristics"**.

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



21.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 21-4) is accomplished by creating a sample clock signal which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source but cleared on the rising edge of the sample clock.



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 21-5). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 4.1.4 "Multiple Sleep Commands" and Section 21.4.1 "Special Considerations for Using Two-Speed Start-up" for more details. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IRCF<2:0> immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IRCF<2:0> prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

21.5.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTRC clock when a clock failure is detected; this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock Monitor events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

21.5.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 2H (with the OST oscillator, start-up delays if running in HS mode). The INTRC oscillator provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTRC oscillator. The OSCCON register will remain in its Reset state until a power-managed mode is entered.

^{© 2009} Microchip Technology Inc.

BTF	SC	Bit Test Fil	le, Skip if Cle	ear			
Synta	ax:	BTFSC f, b	{,a}				
Operands:		$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$					
Operation:		skip if (f)	= 0				
Statu	s Affected:	None					
Enco	ding:	1011	1011 bbba ffff ffff				
Encoding: Description:		If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 22.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Word	ls:	1					
Cycle	es:	1(2) Note: 3 cyc by a	cles if skip and 2-word instruc	followed tion.			
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lf ski	ip:	Tegister i	Dala	operation			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followed	I by 2-word ins	truction:	o <i>i</i>			
	Q1	Q2	Q3	Q4			
	NO operation	NO operation	00 operation	00 operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exam</u>	n <u>ple:</u> Before Instruct PC After Instructio	HERE BI FALSE : TRUE : ion = add	TFSC FLAG	, 1, 0			

	Bit Test File	e, Skip if Set	t	
Syntax:	BTFSS f, b {	,a}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b < 7 \\ a \in [0,1] \end{array}$			
Operation:	skip if (f) =	= 1		
Status Affected:	None			
Encoding:	1010 bbba ffff ffff			
Description:	If bit 'b' in reg instruction is a the next instruc current instruc and a NOP is this a two-cyc If 'a' is '0', the 'a' is '1', the E GPR bank (de If 'a' is '0' and set is enabled in Indexed Lit mode whenev See Section : Bit-Oriented Literal Offsee	ister 'f' is '1', tl skipped. If bit ' uction fetched ction executior executed inste de instruction. Access Bank BSR is used to efault). the extended I, this instruction eral Offset Add ver f \leq 95 (5Fh 22.2.3 "Byte-C Instructions is thode" for definition of the the the the the thode of the the the the the the the the thode of the the the the the the the the the science of the	hen the nex b' is '1', the during the n is discarde ead, making is selected. select the instruction on operates dressing). Oriented ar in Indexed	
Words [.]	1			
Cycles:	1(2) Note: 3 cyc	les if skip and 2-word instruc	followed tion.	
Q Cycle Activity:	,			
Q1	Q2	Q3	Q4	
Decode	Read	Process	No	
lf alvia	register 'f'	Data	operation	
IT SKID'				
IT SKIP: Q1	Q2	Q3	Q4	
Q1	Q2 No	Q3 No	Q4 No	
Q1 Q1 No operation	Q2 No operation	Q3 No operation	Q4 No operation	
Q1 No operation If skip and followed	Q2 No operation d by 2-word ins	Q3 No operation struction:	Q4 No operation	
Q1 No operation If skip and followed Q1	Q2 No operation d by 2-word ins Q2	Q3 No operation struction: Q3	Q4 No operation Q4	
If skip: Q1 No operation If skip and followed Q1 No operation	Q2 No operation d by 2-word ins Q2 No operation	Q3 No operation struction: Q3 No operation	Q4 No operation Q4 No operation	
If skip and followed Q1 If skip and followed Q1 No operation No	Q2 No operation d by 2-word ins Q2 No operation No	Q3 No operation struction: Q3 No operation No	Q4 No operation Q4 No operation No	
If skip: Q1 No operation If skip and followed Q1 No operation No operation	Q2 No operation d by 2-word ins Q2 No operation No operation	Q3 No operation struction: Q3 No operation No operation	Q4 No operation Q4 No operation No operation	
If skip: Q1 No operation If skip and followed Q1 No operation No operation Example:	Q2 No operation d by 2-word ins Q2 No operation No operation HERE B FALSE : TRUE :	Q3 No operation struction: Q3 No operation TFSS FLA	Q4 No operation Q4 No operation No operation G, 1, 0	
If skip: Q1 No operation If skip and followed Q1 No operation No operation Example: Before Instruct PC	Q2 No operation d by 2-word ins Q2 No operation No operation HERE B FALSE : TRUE : tion = ado	Q3 No operation Q3 No operation No operation TFSS FLA	Q4 No operation Q4 No operation G, 1, 0	

SLE	EP	Enter Sle	ep mode		SUBFWB	Subtract	f from W w	ith Borrow
Syn	tax:	SLEEP			Syntax:	SUBFWB	f {,d {,a}}	
Оре	rands:	None			Operands:	$0 \le f \le 255$	5	
Оре	ration:	$00h \rightarrow WE$	DT,			$d \in [0, 1]$		
		$0 \rightarrow \frac{WDT}{TO}$	postscaler,		Operation	a ∈ [0,1]	$\left(\frac{1}{C}\right)$, deat	
		$1 \rightarrow 10, \\ 0 \rightarrow PD$			Operation.	(VV) - (I) -	$(C) \rightarrow desi$	
Stat	us Affected:	TO, PD			Status Allecteu.	N, OV, C,	0140 55	ee eeee
Enc	oding:	0000	0000 000	00 0011	Encouring.	0101 Subtract r		
Des	cription:	The Power cleared. The is set. Wat postscaler The proces with the os	r-Down status he Time-out st chdog Timer a are cleared. ssor is put into scillator stoppe	bit (PD) is atus bit (TO) ind its Sleep mode d.	Description.	(borrow) fr method). I in W. If 'd' register 'f' If 'a' is '0', selected. I	rom W (2's co f 'd' is '0', the r is '1', the resi (default). the Access B f 'a' is '1', the	mplement esult is stored ult is stored in ank is BSR is used (default)
Wor	ds:	1				If 'a' is '0' a	and the extend	led instruction
Сус	les:	1				set is enal	bled, this instr	uction
Q(Cycle Activity:					operates I Addressin	n Indexed Lite a mode when	eral Offset
	Q1	Q2	Q3	Q4		f ≤ 95 (5Fi	n). See Sectic	on 22.2.3
	Decode	operation	Data	Sleep		"Byte-Orio	ented and Bit	-Oriented
		1 1		· · ·		Mode" for	details.	Literal Onset
<u>Exa</u>	mple:	SLEEP			Words:	1		
	Befor <u>e Instru</u>	ction			Cycles:	1		
	$\frac{TO}{PD} =$? ?			Q Cycle Activity:			
	After Instructi	on			Q1	Q2	Q3	Q4
	TO = PD =	1 † 0			Decode	Read register 'f'	Process Data	Write to destination
+ "	f WDT causes	wake-up, this t	bit is cleared.		Example 1: REG W C After Instruction REG W C After Instruction REG W	SUBFWB tion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 0 = 1; re SUBFWB tion = 2 = 3 = 1 = 0 = 0; re SUBFWB tion = 2 = 3 = 1 = 0 = 0; re SUBFWB tion = 2 = 1 = 1; re = 2 = 0 = 0; re = 2 = 0 = 0; re = 2 = 0 = 0; re = 1; re; re = 1; re; re; re; re; re; re; re; re; re; re	REG, 1, (esult is negative REG, 0, (esult is positive REG, 1, () e)

24.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 24-5 apply to all timing specifications unless otherwise noted. Figure 24-3 specifies the load conditions for the timing specifications.

TABLE 24-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 24.1 and
	Section 24.3.

FIGURE 24-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



Package Marking Information (Continued)

40-Lead PDIP



44-Lead QFN



Example



Example



44-Lead TQFP



Example



INDEX

Α

A/D	215
A/D Converter Interrupt Configuring	219
Acquisition Requirements	220
ADCAL Bit	
ADCON0 Register	215
ADCON1 Register	215
ADCON2 Register	215
ADRESH Register	5, 218
ADRESL Register	215
Analog Port Pins, Configuring	221
Associated Registers	223
Automatic Acquisition Time	221
Calculating the Minimum Required	
Acquisition Time	220
Calibration	223
Configuring the Module	219
Conversion Clock (TAD)	221
Conversion Status (GO/DONE Bit)	218
Conversions	222
Converter Characteristics	334
Operation in Power-Managed Modes	223
Special Event Trigger (ECCP)13	6, 222
Use of the ECCP2 Trigger	222
Absolute Maximum Ratings	303
AC (Timing) Characteristics	317
Load Conditions for Device	
Liming Specifications	318
Parameter Symbology	317
Temperature and Voltage Specifications	318
	310
A access Depl	
Access Bank Manning with Indexed Literal Offect Mede	70
Access Bank Mapping with Indexed Literal Offset Mode	70
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT	70 182
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag	70 182 182 223
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register	70 182 182 223 215
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit	70 182 182 223 215 218
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register	70 182 182 223 215 218 215
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register	70 182 223 215 218 215 215 215
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register	70 182 223 215 218 215 215 215 292
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW	70 182 223 215 215 215 215 292 255
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK	70 182 213 215 215 215 215 292 255 292
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK	70 182 223 215 215 215 215 292 255 292 255
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDWF ADDWF	70 182 213 215 215 215 292 255 292 255 256
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADDWF ADRESH Register	70 182 213 215 215 215 292 255 292 255 256 256 215
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADDWF ADRESH Register ADRESL Register 21	70 182 213 215 215 215 292 255 292 255 256 215 5, 218
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADDWF ADRESH Register ADRESL Register Analog-to-Digital Converter. See A/D.	70 182 213 215 215 215 292 255 292 255 256 215 5, 218
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADDWF ADRESH Register ADRESL Register Analog-to-Digital Converter. See A/D. ANDLW	70 182 213 215 215 215 292 255 292 255 256 215 5, 218 256
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADDWF ADRESH Register ADRESL Register ADRESL Register ADDLW ANDLW ANDLW	70 182 215 215 215 215 292 255 292 255 256 215 5, 218 256 257
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADDWF ADRESH Register ADRESH Register ADRESL Register ADRESL Register ADDLW ANDLW ANDLW ANDLW ANDWF ASsembler	70 182 182 215 215 215 215 292 255 292 255 256 215 5, 218 256 257
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADDWF ADRESH Register ADRESH Register ADRESL REGISTER ADR	70 182 215 215 215 215 292 255 292 255 256 215 5, 218 256 257 257
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDUWF ADDWF ADDWF ADRESH Register ADRESH Register ADRESL REGISTER ADRE	70 182 215 215 215 215 292 255 292 255 256 215 5, 218 256 257 257
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK ADDWF ADDWF ADRESH Register ADRESH Register ADRESH Register ADRESL REGISTER	70 182 213 215 215 215 292 255 292 256 215 5, 218 256 256 257 256 257 300 206
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK ADDWF ADRESH Register ADRESH Register ADRESH Register ADRESL REGIS	70 182 213 215 215 215 292 255 292 256 215 5, 218 256 256 257 300 300 58
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK ADDWF ADRESH Register ADRESH Register ADRESL REGISTER ANDLW ANDWF Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) Baud Rate Generator	70 182 215 215 215 215 292 255 292 256 256 256 257 256 257 300 58 58 58
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK ADDWF ADBWF ADRESH Register ADRESH Register ADRESL REGISTER ANDLW ANDWF Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) Baud Rate Generator BC	70 182 215 215 215 215 292 255 292 256 256 256 257 256 257 300 58 58 58
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK ADDWF ADDWF ADRESH Register ADRESH Register ADRESH Register ADRESL REGISTER ANDLW ANDWF Assembler MPASM Assembler Auto-Wake-up on Sync Break Character BC Baud Rate Generator BC BC BC	70 182 215 215 215 215 292 255 292 256 256 256 256 257 300 58 58 58 58
Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADRESH Register ADRESH Register ADRESL REG	70 182 215 215 215 215 292 255 292 256 256 256 256 256 257 300 58 58 58 58 58

Block	Diagrams

Block Diagrams	
A/D	218
Analog Input Model	219
Baud Rate Generator	178
Capture Mode Operation	129
Comparator Analog Input Model	229
Comparator I/O Operating Modes	226
Comparator Output	228
Comparator Voltage Reference	232
Comparator Voltage Reference Output	202
Buffer Example	233
Compare Mede Operation	120
Device Cleck	20
	107
	137
	205
	203
External Power-on Reset Circuit	
(Slow VDD Power-up)	43
Fail-Safe Clock Monitor	245
Generic I/O Port Operation	97
Interrupt Logic	84
MSSP (I ² C Master Mode)	176
MSSP (I ² C Mode)	159
MSSP (SPI Mode)	149
On-Chip Reset Circuit	41
PIC18F24J10/25J10	10
PIC18F44J10/45J10	11
PII	29
PORTD and PORTE (Parallel Slave Port)	113
PWM Operation (Simplified)	132
Poads from Elash Program Momory	75
Single Compositor	
	221
Table Read Operation	/1
	72
Table Writes to Flash Program Memory	//
Timer0 in 16-Bit Mode	116
Timer0 in 8-Bit Mode	116
Timer1	120
Timer1 (16-Bit Read/Write Mode)	121
Timer2	126
Watchdog Timer	242
BN	258
BNC	259
BNN	259
BNOV	260
BNZ	260
BOR See Brown-out Reset	
BOV	263
BDA	261
Brook Character (12 Bit) Transmit and Bossiva	201
BPC See Paud Date Consister	200
BRG. See Bauu Rale Generator.	40
BIOWII-OUL RESEL (BOR)	43
and On-Chip Voltage Regulator	243
Disabling in Sleep Mode	43
BSF	261
BIFSC	262
BTFSS	262
BTG	263
BZ	264
C	
U	

C Compilers	
MPLAB C18	 300
MPLAB C30	 300