



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf45j10-i-pt

PIC18F45J10 FAMILY

Pin Diagrams

28-Pin SPDIP, SOIC, SSOP (300 MIL)


■ = Pins are up to 5.5V tolerant



* Pin feature is dependent on device configuration.

28-Pin QFN

■ = Pins are up to 5.5V tolerant



* Pin feature is dependent on device configuration.

PIC18F45J10 FAMILY

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

6.1.4.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

6.1.5 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers, to provide a “fast return” option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 6-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 6-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR
	;SAVED IN FAST REGISTER
	;STACK
•	
•	
SUB1	•
	•
RETURN, FAST	;RESTORE VALUES SAVED
	;IN FAST REGISTER STACK

6.1.6 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

6.1.6.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 6-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value ‘nn’ to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 6-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVWF	OFFSET, W
	CALL	TABLE
ORG	nn00h	
TABLE	ADDWF	PCL
	RETLW	nnh
	RETLW	nnh
	RETLW	nnh
	•	
	•	
	•	

6.1.6.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in **Section 7.1 “Table Reads and Table Writes”**.

PIC18F45J10 FAMILY

TABLE 6-3: REGISTER FILE SUMMARY (PIC18F24J10/25J10/44J10/45J10)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	—	—	—	Top-of-Stack Upper Byte (TOS<20:16>)					-- -0 0000	47, 53
TOSH	Top-of-Stack High Byte (TOS<15:8>)								0000 0000	47, 53
TOSL	Top-of-Stack Low Byte (TOS<7:0>)								0000 0000	47, 53
STKPTR	STKFUL	STKUNF	—	Return Stack Pointer					00-0 0000	47, 54
PCLATU	—	—	—	Holding Register for PC<20:16>					-- -0 0000	47, 53
PCLATH	Holding Register for PC<15:8>								0000 0000	47, 53
PCL	PC Low Byte (PC<7:0>)								0000 0000	47, 53
TBLPTRU	—	—	bit 21	Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)					-- 00 0000	47, 74
TBLPTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)								0000 0000	47, 74
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)								0000 0000	47, 74
TABLAT	Program Memory Table Latch								0000 0000	47, 74
PRODH	Product Register High Byte								xxxx xxxx	47, 81
PRODL	Product Register Low Byte								xxxx xxxx	47, 81
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	47, 85
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP	1111 -1-1	47, 86
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF	11-0 0-00	47, 87
INDF0	Uses contents of FSR0 to address data memory – value of FSR0 not changed (not a physical register)								N/A	47, 67
POSTINC0	Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register)								N/A	47, 67
POSTDEC0	Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register)								N/A	47, 67
PREINC0	Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register)								N/A	47, 67
PLUSW0	Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – value of FSR0 offset by W								N/A	47, 67
FSR0H	—	—	—	—	Indirect Data Memory Address Pointer 0 High Byte				---- xxxx	47, 67
FSR0L	Indirect Data Memory Address Pointer 0 Low Byte								xxxx xxxx	47, 67
WREG	Working Register								xxxx xxxx	47
INDF1	Uses contents of FSR1 to address data memory – value of FSR1 not changed (not a physical register)								N/A	47, 67
POSTINC1	Uses contents of FSR1 to address data memory – value of FSR1 post-incremented (not a physical register)								N/A	47, 67
POSTDEC1	Uses contents of FSR1 to address data memory – value of FSR1 post-decremented (not a physical register)								N/A	47, 67
PREINC1	Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register)								N/A	47, 67
PLUSW1	Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register) – value of FSR1 offset by W								N/A	47, 67
FSR1H	—	—	—	—	Indirect Data Memory Address Pointer 1 High Byte				---- xxxx	47, 67
FSR1L	Indirect Data Memory Address Pointer 1 Low Byte								xxxx xxxx	47, 67
BSR	—	—	—	—	Bank Select Register				---- 0000	47, 58
INDF2	Uses contents of FSR2 to address data memory – value of FSR2 not changed (not a physical register)								N/A	48, 67
POSTINC2	Uses contents of FSR2 to address data memory – value of FSR2 post-incremented (not a physical register)								N/A	48, 67
POSTDEC2	Uses contents of FSR2 to address data memory – value of FSR2 post-decremented (not a physical register)								N/A	48, 67
PREINC2	Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register)								N/A	48, 67
PLUSW2	Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register) – value of FSR2 offset by W								N/A	48, 67
FSR2H	—	—	—	—	Indirect Data Memory Address Pointer 2 High Byte				---- xxxx	48, 67
FSR2L	Indirect Data Memory Address Pointer 2 Low Byte								xxxx xxxx	48, 67
STATUS	—	—	—	N	OV	Z	DC	C	---x xxxx	48, 65

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: See Section 5.4 “Brown-out Reset (BOR) (PIC18F2XJ10/4XJ10 Devices Only)”.

Note 2: These registers and/or bits are not implemented on 28-pin devices and are read as ‘0’. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as ‘-’.

Note 3: Alternate names and definitions for these bits when the MSSP module is operating in I²C™ Slave mode. See Section 16.4.3.2 “Address Masking” for details.

PIC18F45J10 FAMILY

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

$$\begin{aligned} \text{RES3:RES0} &= \text{ARG1H:ARG1L} \cdot \text{ARG2H:ARG2L} \\ &= (\text{ARG1H} \cdot \text{ARG2H} \cdot 2^{16}) + \\ &\quad (\text{ARG1H} \cdot \text{ARG2L} \cdot 2^8) + \\ &\quad (\text{ARG1L} \cdot \text{ARG2H} \cdot 2^8) + \\ &\quad (\text{ARG1L} \cdot \text{ARG2L}) \end{aligned}$$

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

```

MOVF ARG1L, W
MULWF ARG2L      ; ARG1L * ARG2L ->
                  ; PRODH:PRODL

MOVFF PRODH, RES1
MOVFF PRODL, RES0
;

MOVF ARG1H, W
MULWF ARG2H      ; ARG1H * ARG2H ->
                  ; PRODH:PRODL

MOVFF PRODH, RES3
MOVFF PRODL, RES2
;

MOVF ARG1L, W
MULWF ARG2H      ; ARG1L * ARG2H ->
                  ; PRODH:PRODL

MOVF PRODL, W
ADDWF RES1, F    ; Add cross
MOVF PRODH, W    ; products
ADDWFC RES2, F
CLRF WREG
ADDWFC RES3, F
;

MOVF ARG1H, W
MULWF ARG2L      ; ARG1H * ARG2L ->
                  ; PRODH:PRODL

MOVF PRODL, W
ADDWF RES1, F    ; Add cross
MOVF PRODH, W    ; products
ADDWFC RES2, F
CLRF WREG
ADDWFC RES3, F
;

```

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

$$\begin{aligned} \text{RES3:RES0} &= \text{ARG1H:ARG1L} \cdot \text{ARG2H:ARG2L} \\ &= (\text{ARG1H} \cdot \text{ARG2H} \cdot 2^{16}) + \\ &\quad (\text{ARG1H} \cdot \text{ARG2L} \cdot 2^8) + \\ &\quad (\text{ARG1L} \cdot \text{ARG2H} \cdot 2^8) + \\ &\quad (\text{ARG1L} \cdot \text{ARG2L}) + \\ &\quad (-1 \cdot \text{ARG2H} < 7 > \cdot \text{ARG1H:ARG1L} \cdot 2^{16}) + \\ &\quad (-1 \cdot \text{ARG1H} < 7 > \cdot \text{ARG2H:ARG2L} \cdot 2^{16}) \end{aligned}$$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

```

MOVF ARG1L, W
MULWF ARG2L      ; ARG1L * ARG2L ->
                  ; PRODH:PRODL

MOVFF PRODH, RES1
MOVFF PRODL, RES0
;

MOVF ARG1H, W
MULWF ARG2H      ; ARG1H * ARG2H ->
                  ; PRODH:PRODL

MOVFF PRODH, RES3
MOVFF PRODL, RES2
;

MOVF ARG1L, W
MULWF ARG2H      ; ARG1L * ARG2H ->
                  ; PRODH:PRODL

MOVF PRODL, W
ADDWF RES1, F    ; Add cross
MOVF PRODH, W    ; products
ADDWFC RES2, F
CLRF WREG
ADDWFC RES3, F
;

MOVF ARG1H, W
MULWF ARG2L      ; ARG1H * ARG2L ->
                  ; PRODH:PRODL

MOVF PRODL, W
ADDWF RES1, F    ; Add cross
MOVF PRODH, W    ; products
ADDWFC RES2, F
CLRF WREG
ADDWFC RES3, F
;

BTFSS ARG2H, 7    ; ARG2H:ARG2L neg?
BRA SIGN_ARG1     ; no, check ARG1
MOVF ARG1L, W
SUBWF RES2
MOVF ARG1H, W
SUBWFB RES3
;

SIGN_ARG1
BTFSS ARG1H, 7    ; ARG1H:ARG1L neg?
BRA CONT_CODE     ; no, done
MOVF ARG2L, W
SUBWF RES2
MOVF ARG2H, W
SUBWFB RES3
;

CONT_CODE
;

```

PIC18F45J10 FAMILY

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-13: RCON: RESET CONTROL REGISTER

R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	CM	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7 **IPEN:** Interrupt Priority Enable bit
1 = Enable priority levels on interrupts
0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
- bit 6 **Unimplemented:** Read as '0'
- bit 5 **CM:** Configuration Mismatch Flag bit
For details of bit operation, see Register 5-1.
- bit 4 **RI:** RESET Instruction Flag bit
For details of bit operation, see Register 5-1.
- bit 3 **TO:** Watchdog Timer Time-out Flag bit
For details of bit operation, see Register 5-1.
- bit 2 **PD:** Power-Down Detection Flag bit
For details of bit operation, see Register 5-1.
- bit 1 **POR:** Power-on Reset Status bit
For details of bit operation, see Register 5-1.
- bit 0 **BOR:** Brown-out Reset Status bit
For details of bit operation, see Register 5-1.

10.3 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 10-3: INITIALIZING PORTB

```
CLRF   PORTB    ; Initialize PORTB by
                  ; clearing output
                  ; data latches
CLRF   LATB     ; Alternate method
                  ; to clear output
                  ; data latches
MOVLW  0Fh      ; Set RB<4:0> as
MOVWF  ADCON1    ; digital I/O pins
MOVLW  0CFh     ; Value used to
                  ; initialize data
                  ; direction
MOVWF  TRISB    ; Set RB<3:0> as inputs
                  ; RB<5:4> as outputs
                  ; RB<7:6> as inputs
```

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, $\overline{\text{RBPU}}$ (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note: On a Power-on Reset, RB<4:0> are configured as analog inputs by default and read as '0'; RB<7:5> are configured as digital inputs.

Four of the PORTB pins (RB<7:4>) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep mode or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction).
- Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the Configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module (CCP2MX = 0).

The RB5 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RB5/KBI1/T0CKI/C1OUT pin.

PIC18F45J10 FAMILY

REGISTER 10-1: TRISE REGISTER (40/44-PIN DEVICES ONLY)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7 **IBF:** Input Buffer Full Status bit
1 = A word has been received and is waiting to be read by the CPU
0 = No word has been received
- bit 6 **OBF:** Output Buffer Full Status bit
1 = The output buffer still holds a previously written word
0 = The output buffer has been read
- bit 5 **IBOV:** Input Buffer Overflow Detect bit (in Microprocessor mode)
1 = A write occurred when a previously input word has not been read (must be cleared in software)
0 = No overflow occurred
- bit 4 **PSPMODE:** Parallel Slave Port Mode Select bit
1 = Parallel Slave Port mode
0 = General Purpose I/O mode
- bit 3 **Unimplemented:** Read as '0'
- bit 2 **TRISE2:** RE2 Direction Control bit
1 = Input
0 = Output
- bit 1 **TRISE1:** RE1 Direction Control bit
1 = Input
0 = Output
- bit 0 **TRISE0:** RE0 Direction Control bit
1 = Input
0 = Output

13.0 TIMER2 MODULE

The Timer2 timer module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1) which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock ($F_{osc}/4$). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS<1:0> (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 “Timer2 Interrupt”).

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, $\overline{MCLR}$ Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-3	T2OUTPS<3:0>: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale • • • 1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit 1 = Timer2 is on 0 = Timer2 is off
bit 1-0	T2CKPS<1:0>: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

PIC18F45J10 FAMILY

REGISTER 16-6: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C™ SLAVE MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ADMSK5	ADMSK4	ADMSK3	ADMSK2	ADMSK1	SEN ⁽¹⁾
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7 **GCEN:** General Call Enable bit
1 = Enable interrupt when a general call address (0000h) is received in the SSPxSR
0 = General call address disabled
- bit 6 **ACKSTAT:** Acknowledge Status bit
Unused in Slave mode.
- bit 5-2 **ADMSK<5:2>:** Slave Address Mask Select bits
1 = Masking of corresponding bits of SSPxADD enabled
0 = Masking of corresponding bits of SSPxADD disabled
- bit 1 **ADMSK1:** Slave Address Least Significant bit(s) Mask Select bit
In 7-Bit Addressing mode:
1 = Masking of SSPxADD<1> only enabled
0 = Masking of SSPxADD<1> only disabled
In 10-Bit Addressing mode:
1 = Masking of SSPxADD<1:0> enabled
0 = Masking of SSPxADD<1:0> disabled
- bit 0 **SEN:** Stretch Enable bit⁽¹⁾
1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)
0 = Clock stretching is disabled

Note 1: If the I²C module is active, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

16.4.3.2 Address Masking

Masking an address bit causes that bit to become a “don’t care”. When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-Bit Addressing mode and up to 63 addresses in 10-Bit Addressing mode (see Example 16-2).

The I²C Slave behaves the same way, whether address masking is used or not. However, when address masking is used, the I²C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking SSPxBUF.

In 7-Bit Addressing mode, Address Mask bits, ADMSK<5:1> (SSPxCON2<5:1>), mask the corresponding address bits in the SSPxADD register. For any ADMSK bits that are set (ADMSK<n> = 1), the corresponding address bit is ignored (SSPxADD<n> = x).

For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

In 10-Bit Addressing mode, ADMSK<5:2> bits mask the corresponding address bits in the SSPxADD register. In addition, ADMSK1 simultaneously masks the two LSbs of the address (SSPxADD<1:0>). For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (SSPxADD<n> = x). Also note that although in 10-Bit Addressing mode, the upper address bits reuse part of the SSPxADD register bits, the address mask bits do not interact with those bits. They only affect the lower address bits.

Note 1: ADMSK1 masks the two Least Significant bits of the address.

2: The two Most Significant bits of the address are not affected by address masking.

EXAMPLE 16-2: ADDRESS MASKING EXAMPLES

7-Bit Addressing:

SSPxADD<7:1>= A0h (1010000) (SSPxADD<0> is assumed to be ‘0’)

ADMSK<5:1> = 00111

Addresses Acknowledged: A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh

10-Bit Addressing:

SSPxADD<7:0>= A0h (10100000) (the two MSbs of the address are ignored in this example, since they are not affected by masking)

ADMSK<5:1> = 00111

Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh

16.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD<6:0> and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 16-31). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 16-32).

FIGURE 16-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 16-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



PIC18F45J10 FAMILY

REGISTER 18-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7 **ADFM:** A/D Result Format Select bit
 1 = Right justified
 0 = Left justified
- bit 6 **Unimplemented:** Read as '0'
- bit 5-3 **ACQT<2:0>:** A/D Acquisition Time Select bits
 111 = 20 TAD
 110 = 16 TAD
 101 = 12 TAD
 100 = 8 TAD
 011 = 6 TAD
 010 = 4 TAD
 001 = 2 TAD
 000 = 0 TAD⁽¹⁾
- bit 2-0 **ADCS<2:0>:** A/D Conversion Clock Select bits
 111 = FRC (clock derived from A/D RC oscillator)⁽¹⁾
 110 = FOSC/64
 101 = FOSC/16
 100 = FOSC/4
 011 = FRC (clock derived from A/D RC oscillator)⁽¹⁾
 010 = FOSC/32
 001 = FOSC/8
 000 = FOSC/2

Note 1: If the A/D FRC clock source is selected, a delay of one T_{CY} (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

PIC18F45J10 FAMILY

18.5 A/D Conversions

Figure 18-3 shows the operation of the A/D converter after the $\overline{\text{GO/DONE}}$ bit has been set and the $\text{ACQT}<2:0>$ bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 18-4 shows the operation of the A/D converter after the $\overline{\text{GO/DONE}}$ bit has been set, the $\text{ACQT}<2:0>$ bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the $\overline{\text{GO/DONE}}$ bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The $\overline{\text{GO/DONE}}$ bit should **NOT** be set in the same instruction that turns on the A/D.

18.6 Use of the ECCP2 Trigger

An A/D conversion can be started by the "Special Event Trigger" of the ECCP2 module. This requires that the $\text{CCP2M}<3:0>$ bits ($\text{CCP2CON}<3:0>$) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the $\overline{\text{GO/DONE}}$ bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time is selected before the Special Event Trigger sets the $\overline{\text{GO/DONE}}$ bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

FIGURE 18-3: A/D CONVERSION TAD CYCLES ($\text{ACQT}<2:0> = 000$, $\text{TACQ} = 0$)





FIGURE 18-4: A/D CONVERSION TAD CYCLES ($\text{ACQT}<2:0> = 010$, $\text{TACQ} = 4 \text{ TAD}$)



20.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 20-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

20.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 20-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be

used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

If CVRR = 1:

$$CVREF = ((CVR<3:0>)/24) \times CVRSRC$$

If CVRR = 0:

$$CVREF = (CVRSRC \times 1/4) + (((CVR<3:0>)/32) \times CVRSRC)$$

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 24-3 in **Section 24.0 "Electrical Characteristics"**).

REGISTER 20-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared


x = Bit is unknown

bit 7	CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down
bit 6	CVROE: Comparator VREF Output Enable bit ⁽¹⁾ 1 = CVREF voltage level is also output on the RA2/AN2/VREF-/CVREF pin 0 = CVREF voltage is disconnected from the RA2/AN2/VREF-/CVREF pin
bit 5	CVRR: Comparator VREF Range Selection bit 1 = 0 to 0.667 CVRSRC, with CVRSRC/24 step size (low range) 0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size (high range)
bit 4	CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = (VREF+) – (VREF-) 0 = Comparator reference source, CVRSRC = VDD – VSS
bit 3-0	CVR<3:0>: Comparator VREF Value Selection bits ($0 \leq (CVR<3:0>) \leq 15$) <u>When CVRR = 1:</u> $CVREF = ((CVR<3:0>)/24) \cdot (CVRSRC)$ <u>When CVRR = 0:</u> $CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) \cdot (CVRSRC)$

Note 1: CVROE overrides the TRISA<2> bit setting.

PIC18F45J10 FAMILY

FIGURE 20-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



20.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 20-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 24.0 “Electrical Characteristics”**.

20.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

20.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

20.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RA2 as a digital output with CVRSS enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 20-2 shows an example buffering technique.

PIC18F45J10 FAMILY

21.2 Watchdog Timer (WDT)

For PIC18F45J10 family devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexor, controlled by the WDTPS bits in Configuration Register 2H. Available periods range from about 4 ms to 135 seconds (2.25 minutes) depending on voltage, temperature and Watchdog postscaler. The WDT and postscaler are cleared whenever a SLEEP or CLRWDT instruction is executed, or a clock failure (primary or Timer1 oscillator) has occurred.


Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.

2: When a CLRWDT instruction is executed, the postscaler count will be cleared.

21.2.1 CONTROL REGISTER

The WDTCON register (Register 21-9) is a readable and writable register. The SWDTEN bit enables or disables WDT operation.

FIGURE 21-1: WDT BLOCK DIAGRAM



REGISTER 21-9: WDTCON: WATCHDOG TIMER CONTROL REGISTER

u-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	SWDTEN ⁽¹⁾
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-1 **Unimplemented:** Read as '0'

bit 0 **SWDTEN:** Software Controlled Watchdog Timer Enable bit⁽¹⁾

1 = Watchdog Timer is on

0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTE, is enabled.

TABLE 21-2: SUMMARY OF WATCHDOG TIMER REGISTERS


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	—	CM	RI	TO	PD	POR	BOR	48
WDTCON	—	—	—	—	—	—	—	SWDTEN	48

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.


25.0 PACKAGING INFORMATION

25.1 Package Marking Information


28-Lead SPDIP



Example



28-Lead SOIC



Example




28-Lead SSOP



Example



28-Lead QFN



Example



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
(e3) Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

PIC18F45J10 FAMILY

INDEX

A

A/D	215
A/D Converter Interrupt, Configuring	219
Acquisition Requirements	220
ADCAL Bit	223
ADCON0 Register	215
ADCON1 Register	215
ADCON2 Register	215
ADRESH Register	215, 218
ADRESL Register	215
Analog Port Pins, Configuring	221
Associated Registers	223
Automatic Acquisition Time	221
Calculating the Minimum Required	
Acquisition Time	220
Calibration	223
Configuring the Module	219
Conversion Clock (TAD)	221
Conversion Status (GO/DONE Bit)	218
Conversions	222
Converter Characteristics	334
Operation in Power-Managed Modes	223
Special Event Trigger (ECCP)	136, 222
Use of the ECCP2 Trigger	222
Absolute Maximum Ratings	303
AC (Timing) Characteristics	317
Load Conditions for Device	
Timing Specifications	318
Parameter Symbolology	317
Temperature and Voltage Specifications	318
Timing Conditions	318
Access Bank	
Mapping with Indexed Literal Offset Mode	70
ACKSTAT	182
ACKSTAT Status Flag	182
ADCAL Bit	223
ADCON0 Register	215
GO/DONE Bit	218
ADCON1 Register	215
ADCON2 Register	215
ADDFSR	292
ADDLW	255
ADDULNK	292
ADDWF	255
ADDWFC	256
ADRESH Register	215
ADRESL Register	215, 218
Analog-to-Digital Converter. See A/D.	
ANDLW	256
ANDWF	257
Assembler	
MPASM Assembler	300
Auto-Wake-up on Sync Break Character	206

B

Bank Select Register (BSR)	58
Baud Rate Generator	178
BC	257
BCF	258
BF	182
BF Status Flag	182

Block Diagrams

A/D	218
Analog Input Model	219
Baud Rate Generator	178
Capture Mode Operation	129
Comparator Analog Input Model	229
Comparator I/O Operating Modes	226
Comparator Output	228
Comparator Voltage Reference	232
Comparator Voltage Reference Output	
Buffer Example	233
Compare Mode Operation	130
Device Clock	30
Enhanced PWM	137
EUSART Receive	205
EUSART Transmit	203
External Power-on Reset Circuit	
(Slow VDD Power-up)	43
Fail-Safe Clock Monitor	245
Generic I/O Port Operation	97
Interrupt Logic	84
MSSP (I ² C Master Mode)	176
MSSP (I ² C Mode)	159
MSSP (SPI Mode)	149
On-Chip Reset Circuit	41
PIC18F24J10/25J10	10
PIC18F44J10/45J10	11
PLL	29
PORTD and PORTE (Parallel Slave Port)	113
PWM Operation (Simplified)	132
Reads from Flash Program Memory	75
Single Comparator	227
Table Read Operation	71
Table Write Operation	72
Table Writes to Flash Program Memory	77
Timer0 in 16-Bit Mode	116
Timer0 in 8-Bit Mode	116
Timer1	120
Timer1 (16-Bit Read/Write Mode)	121
Timer2	126
Watchdog Timer	242
BN	258
BNC	259
BNN	259
BNOV	260
BNZ	260
BOR. See Brown-out Reset.	
BOV	263
BRA	261
Break Character (12-Bit) Transmit and Receive	208
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR)	43
and On-Chip Voltage Regulator	243
Disabling in Sleep Mode	43
BSF	261
BTFSC	262
BTFSS	262
BTG	263
BZ	264
C	
C Compilers	
MPLAB C18	300
MPLAB C30	300

PIC18F45J10 FAMILY

L

LFSR 273

M

Master Clear ($\overline{\text{MCLR}}$) 43
Master Synchronous Serial Port (MSSP). See MSSP.
Memory Organization 51
 Data Memory 58
 Program Memory 51
Memory Programming Requirements 315
Microchip Internet Web Site 363
MOVF 273
MOVFF 274
MOVLB 274
MOVLW 275
MOVSF 293
MOVSS 294
MOVWF 275
MPLAB ASM30 Assembler, Linker, Librarian 300
MPLAB ICD 2 In-Circuit Debugger 301
MPLAB ICE 2000 High-Performance
 Universal In-Circuit Emulator 301
MPLAB Integrated Development
 Environment Software 299
MPLAB PM3 Device Programmer 301
MPLAB REAL ICE In-Circuit Emulator System 301
MPLINK Object Linker/MPLIB Object Librarian 300
MSSP
 ACK Pulse 164, 166
 Control Registers (general) 149
 I²C Mode. See I²C Mode.
 Module Overview 149
 SPI Master/Slave Connection 153
 SSPxBUF Register 154
 SSPxSR Register 154
MULLW 276
MULWF 276

N

NEGF 277
NOP 277
Notable Differences Between PIC18F4520
 and PIC18F45J10 Families 350
 Oscillator Options 351
 Peripherals 351
 Pinouts 351
 Power Requirements 351

O

Oscillator Configuration 27
 EC 27
 ECPLL 27
 HS 27
 HS Modes 27
 HSPLL 27
 Internal Oscillator Block 30
 INTRC 27
Oscillator Selection 235
Oscillator Start-up Timer (OST) 33
Oscillator Switching 30
Oscillator Transitions 31
Oscillator, Timer1 119

P

Packaging Information 337
 Details 339
 Marking 337
Parallel Slave Port (PSP) 107, 113
 Associated Registers 114
 $\overline{\text{CS}}$ (Chip Select) 113
 PORTD 113
 $\overline{\text{RD}}$ (Read Input) 113
 Select (PSPMODE Bit) 107, 113
 WR (Write Input) 113
PICSTART Plus Development Programmer 302
PIE Registers 90
Pin Functions
 $\overline{\text{MCLR}}$ 12, 16
 OSC1/CLKI 12, 16
 OSC2/CLKO 12, 16
 RA0/AN0 13, 17
 RA1/AN1 13, 17
 RA2/AN2/VREF-/CVREF 13, 17
 RA3/AN3/VREF+ 13, 17
 RA5/AN4/SS1/C2OUT 13, 17
 RB0/INT0/FLT0/AN12 14, 18
 RB1/INT1/AN10 14, 18
 RB2/INT2/AN8 14, 18
 RB3/AN9/CCP2 14, 18
 RB4/KBI0/AN11 14, 18
 RB5/KBI1/C1OUT 18
 RB5/KBI1/T0CKI/C1OUT 14
 RB6/KBI2/PGC 14, 18
 RB7/KBI3/PGD 14, 18
 RC0/T1OSO/T1CKI 15, 19
 RC1/T1OSI/CCP2 15, 19
 RC2/CCP1 15
 RC2/CCP1/P1A 19
 RC3/SCK1/SCL1 15, 19
 RC4/SDI1/SDA1 15, 19
 RC5/SDO1 15, 19
 RC6/TX/CK 15, 19
 RC7/RX/DT 15, 19
 RD0/PSP0/SCK2/SCL2 20
 RD1/PSP1/SDI2/SDA2 20
 RD2/PSP2/SDO2 20
 RD3/PSP3/SS2 20
 RD4/PSP4 20
 RD5/PSP5/P1B 20
 RD6/PSP6/P1C 20
 RD7/PSP7/P1D 20
 RE0/ $\overline{\text{RD}}$ /AN5 21
 RE1/ $\overline{\text{WR}}$ /AN6 21
 RE2/ $\overline{\text{CS}}$ /AN7 21
 VDD 15, 21
 VDDCORE/VCAP 15, 21
 VSS 15, 21
Pinout I/O Descriptions
 PIC18F24J10/25J10 12
 PIC18F44J10/45J10 16
PIR Registers 88
PLL Frequency Multiplier 29
 ECPLL Oscillator Mode 29
 HSPLL Oscillator Mode 29
POP 278
POR. See Power-on Reset.