E•**) (F t os**hiba Semiconductor and Storage - <u>TMP86FS49BFG(ZHZ) Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	870/C
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SIO, UART/USART
Peripherals	LED, PWM, WDT
Number of I/O	56
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-BQFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/toshiba-semiconductor-and-storage/tmp86fs49bfg-zhz

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Differences in Electrical Characteristics

- Note 1: With the 86CS49, the operating temperature (Topr) is -20 °C to 85 °C when the supply voltage VDD is less than 2.0 V.
- Note 2: With the 86F\$49, the supply voltage VDD is specified as two separate ranges. While the MCU is operating, do not change the supply voltage from range (a) to range (b) or from range (b) to range (a).
- Note 3: With the 86FS49A, the operating temperature (Topr) is -20 °C to 85 °C when the supply voltage VDD is less than 3.0 V.
- Note 4: With the 86FS49A/B, when a program is executing in the Flash memory or when data is being read from the Flash memory, the Flash memory operates in an intermittent manner causing peak currents in the Flash memory momentarily, as shown in Figure. In this case, the supply current IDD (in NORMAL1, NORMAL2 and SLOW1 modes) is defined as the sum of the average peak current and MCU current.
- Note 5: About the measurement condition of supply current, V_{IL} level of TEST pin is deffrent between 86FS49B and the other 86xx49 series MCUs.
 - The supply current is defined as follows; V_{IL} of TEST pin : $V_{IL} \le 0.1V$ (86FS49B), $V_{IL} \le 0.2V$ (others) It is described in the section "Electrical characteristics" of TMP86FS49B in detail.



6.3.4 Address Trap Reset

While WDTCR1<ATOUT> is "1", if the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is "1"), DBR or the SFR area, address trap reset will be generated.

When an address trap reset request is generated, the internal hardware is reset. The reset time is maximum $24/\text{fc} [s] (1.5 \ \mu\text{s} @ \text{fc} = 16.0 \text{ MHz}).$

Note: When an address trap reset is generated in the SLOW1 mode, the reset time is maximum 24/fc (high-frequency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccuracies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate value because it has slight errors.

8.2 TimerCounter Control

The TimerCounter 1 is controlled by the TimerCounter 1 control register (TC1CR) and two 16-bit timer registers (TC1DRA and TC1DRB).

Timer Regist	er									\sim				
	15	14 1	3 12	11	10	9 8		7	6	5 4	3	2	1	0
TC1DRA	TC1DRAH	I (0011H)						T¢1p	RAL (001	0H)				
(0011H, 0010H)		(Initia	value: 1111	1111 11	11 1111)					R	ead/Write			
TC1DRB			TC1DRBH	l (0013H)				<	((/TC16	RBL (001	2H)		
(0013H, 0012H)		(Initia	value: 1111	1111 11	11 1111)			Read	/Write (W	rite enable	ed only in	the PPG o	output moo	le)
TimerCou	inter 1 C	control Re	eaister					G	(\mathbb{C})	\mathcal{F}	/	\frown		
	_		_		0	0		41	\searrow		A	$(\)$	>	
	/	6	5	4	3	2					\mathcal{L}	$\langle \rangle$		
TC1CR (0026H)	TFF1	ACAP1 MCAP1 METT1 MPPG1	TC1S	3	тс	пск		TCIN	1	Read/Wr (Initial va	ite	0000		
TFF1	Timer F/F1	control	0: Clear				$\overline{}$	>	1: Set	(Ć/	$\overline{)}$			R/W
ACAP1	Auto cantu			anture di	sable	\rightarrow		/	1. Oct	anture en	//			1011
MCAP1	Pulse width ment mode	n measure- e control	0:Double	e edge ca	ipture	\bigcirc	~		1:Single	edge cap	oture			
METT1	External tri	gger timer rol	0:Trigger	r start	\sim	\rightarrow	<	1:Trigger start and stop					r./ vv	
MPPG1	PPG outpu	it control	0:Continu	uous puls	se generat	ion			1;One-s	hot				
			00: Stop	and cover	nter clear		<	Timer	Extrig- ger	Event	Win- dow O	Pulse	PPG	
			01 Com	mand sta	art		H	\searrow	-	_	_	_	0	
	TC1 start control	10 Risin	ng edge s	tart		\geq								
TC1S		Risin Posit	ng edge c tive logic	(Ex-trigg ount (Ever count (Wir	jer/Pulse/Rl ht) hdow)	PG)	-	0	0	0	0	0	R/W	
	\leq		11: Fallin Fallir Nega	ng edge s ng edge c ative logic	tart (Ex-trigg count (Even c count (W	jer/Pulse/Pl nt) indow)	PG)	-	0	0	0	0	0	
		\sim				NORMA	L1/2	, IDLE1/2 r	node				SLOW,	
\langle				DV7CK = 0				DV7CK = 1				Divider	SLEEP mode	
7C1CK	TC1 source	e clock selec	t 00		fc/2 ¹¹			fs/2 ³				DV9	fs/2 ³	R/W
	[Hz]			01 fc/2 ⁷			fc/2 ⁷				DV5	-		
	<		10	10 fc/2 ³ fc/2 ³ D ¹				DV1	_	-				
	\checkmark		11	/			Exte	ernal clock	(TC1 pin	input)				
			00: Time	er/externa	I trigger tin	ner/event c	ount	er mode						
TC1M	TC1 operat	ting mode	01: Wind	dow mode		nt mode								R/W
	301001		11: PPG	e width m	nmable pu	lse generat	e) ou	utput mode						

Note 1: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz]

Note 2: The timer register consists of two shift registers. A value set in the timer register becomes valid at the rising edge of the first source clock pulse that occurs after the upper byte (TC1DRAH and TC1DRBH) is written. Therefore, write the lower byte and the upper byte in this order (it is recommended to write the register with a 16-bit access instruction). Writing only the lower byte (TC1DRAL and TC1DRBL) does not enable the setting of the timer register.

Note 3: To set the mode, source clock, PPG output control and timer F/F control, write to TC1CR during TC1S=00. Set the timer F/ F1 control until the first timer start after setting the PPG mode.



TOSHIBA

10.3.4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC3, 4)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 8 bits of resolution. The up-counter counts up using the internal clock.

When a match between the up-counter and the PWREGj value is detected, the logic level output from the timer F/Fj is switched to the opposite state. The counter continues counting. The logic level output from the timer F/Fj is switched to the opposite state again by the up-counter overflow, and the counter is cleared. The INTTCj interrupt request is generated at this time.

Since the initial value can be set to the timer F/Fj by TCjCR<TFFj>, positive and negative pulses can be generated. Upon reset, the timer F/Fj is cleared to 0.

(The logic level output from the PWMj pin is the opposite to the timer F/Fj logic level.)

Since PWREGj in the PWM mode is serially connected to the shift register, the value set to PWREGj can be changed while the timer is running. The value set to PWREGj during a run of the timer is shifted by the INTTCj interrupt request and loaded into PWREGj. While the timer is stopped, the value is shifted immediately after the programming of PWREGj. If executing the read instruction to PWREGj during PWM output, the value in the shift register is read, but not the value set in PWREGj. Therefore, after writing to PWREGj, the reading data of PWREGj is previous value until INTTCj is generated.

For the pin used for PWM output, the output latch of the 1/0 port must be set to 1.

- Note 1: In the PWM mode, program the timer register PWREGj immediately after the INTTCj interrupt request is generated (normally in the INTTCj interrupt service routine.) If the programming of PWREGj and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of the pulse different from the programmed value until the next INTTCj interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWMj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> upon stopping of the timer.

Example: Fixing the PWMj pin to the high level when the TimerCounter is stopped CLR (TCjCR).3: Stops the timer.

- CLR (TCjCR).7: Sets the PWMj pin to the high level.
- Note 3: To enter the STOP mode during PWM output, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWMj pin during the warm-up period time atter exiting the STOP mode.
- Note 4: j = 3, 4

	Source Clock		Reso	olution	Repeate	ed Cycle
NORMAL1/2, DV7CK = 0	IDLE1/2 mode	SLOW1/2, SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	[~] 128 μs	244.14 μs	32.8 ms	62.5 ms
fc/2 ⁷	fc/2 ⁷	4(8 μs	-	2.05 ms	-
fc/25) fc/2 ⁵		2 μs	-	512 μs	-
fc/2 ³	fc/2 ³	$\sim ((-))$	500 ns	-	128 μs	-
fs	fs fs	fs	30.5 μs	30.5 μs	7.81 ms	7.81 ms
fc/2	fc/2	-	125 ns	-	32 µs	-
fc 🗸	fc	~ _	62.5 ns	_	16 μs	_

Table 10-5 PWM Output Mode

 $\langle \rangle$

- CLR (TC6CR).3: Stops the timer.
- CLR (TC6CR).7 : Sets the PWM6 pin to the high level.

Note 3: To enter the STOP mode, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping of the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWM6 pin during the warm-up period time after exiting the STOP mode.

	Source Clock		Reso	olution	Repeated Cycle		
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,					
DV7CK = 0	DV7CK = 1	mode tc = 16 MHz		ts = 32.768 kHz	tc = 16 MHz	ts = 32.768 kHz	
fc/2 ¹¹	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μs	8.39 s	16 s	
fc/2 ⁷	fc/2 ⁷	-	8 µs	- (524.3 ms	-	
fc/2 ⁵	fc/2 ⁵	_	2 μs	_) 131.1 ms	_	
fc/2 ³	fc/2 ³	_	500 ns	$\langle - \rangle$	32.8 ms	-	
fs	fs	fs	30.5 μs	30.5 µs	2 s	2 s	
fc/2	fc/2	-	125 ns	$(7) \sqrt{3}$	8.2 ms	> -	
fc	fc	-	62.5 ns	$\langle \bigcirc \rangle$	4.1 ms	$\overline{\bigcirc}$	

Table 11-7 16-Bit PWM Output Mode

Example :Generating a pulse with 1-ms high-level width and a period of 32.768 ms (fc = 16.0 MHz)

	Setting ports	\sim ((// \leq)
LDW	(PWREG5), 07D0H	: Sets the pulse width.
LD	(TC5CR), 33H	: Sets the operating clock to fc/2 ³ , and 16-bit PWM output mode (lower byte).
LD	(TC6CR), 056H	: Sets TFF6 to the initial value 0, and 16-bit PWM signal generation mode (upper byte).
LD	(TC6CR), ÓSÈH	: Starts the timer.



Figure 11-7 16-Bit PWM Mode Timing Chart (TC5 and TC6)

12.2 Control

UART1 is controlled by the UART1 Control Registers (UART1CR1, UART1CR2). The operating status can be monitored using the UART status register (UART1SR).



- Note 1: When operations are disabled by setting TXE and RXE bit to "0", the setting becomes valid when data transmit or receive complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.
- Note 2: The transmit clock and the parity are common to transmit and receive.
- Note 3: UART1CR1<RXE> and UART1CR1<TXE> should be set to "0" before UART1CR1<BRG> is changed.



Note: When UART1CR2<RXDNC> = "01", pulses longer than 96/fc [s] are always regarded as signals; when UART1CR2<RXDNC> = "10", longer than 192/fc [s]; and when UART1CR2<RXDNC> = "11", longer than 384/fc [s].

TOSHIBA

14. Synchronous Serial Interface (SIO1)

The serial interfaces connect to an external device via SI1, SO1, and SCK1 pins.



14.2 Control

The SIO is controlled using the serial interface control register (SIO1CR). The operating status of the serial interface can be inspected by reading the status register (SIO1CR).



- Note 1: When SIO1CR<SIOINH> is set to "1", SIO1CR<SIOS>, SIO1SR register, SIO1RDB register and SIO1TDB register are initialized.
- Note 2: Transfer mode, direction of transfer and serial clock must be select during the transfer is stopping (when SIO1SR<SIOF> "0").

Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care



TOSHIBA



16. Serial Bus Interface(I²C Bus) Ver.-D (SBI)

The TMP86FS49BFG has a serial bus interface which employs an I^2C bus.

The serial interface is connected to an external devices through SDA and SCL.

The serial bus interface pins are also used as the port. When used as serial bus interface pins, set the output latches of these pins to "1". When not used as serial bus interface pins, the port is used as a normal I/O port.

- Note 1: The serial bus interface can be used only in NORMAL1/2 and IDLE1/2 mode. It can not be used in IDLE0, SLOW1/2 and SLEEP0/1/2 mode.
- Note 2: The serial bus interface can be used only in the Standard mode of I²C. The fast mode and the high-speed mode can not be used.

Note 3: Please refer to the I/O port section about the detail of setting port.

16.1 Configuration



16.2 Control

The following registers are used for control the serial bus interface and monitor the operation status.

- Serial bus interface control register A (SBICRA)
- Serial bus interface control register B (SBICRB)
- Serial bus interface data buffer register (SBIDBR)
- 1²C bus address register (12CAR)
- Serial bus interface status register A (SBISRA)
- Serial bus interface status register B (SBISRB)

16.3 Software Reset

A serial bus interface circuit has a software reset function, when a serial bus interface circuit is locked by an external noise, etc.

To reset the serial bus interface circuit, write "10", "01" into the SWRST (Bit1, 0 in SBICRB).

And a status of software reset canbe read from SWRMON (Bit0 in SBISRA).

17. 10-bit AD Converter (ADC)

The TMP86FS49BFG have a 10-bit successive approximation type AD converter.

17.1 Configuration

The circuit configuration of the 10-bit AD converter is shown in Figure 17-1.

It consists of control register ADCCR1 and ADCCR2, converted value register ADCDR1 and ADCDR2, a DA converter, a sample-hold circuit, a comparator, and a successive comparison circuit.



Note: Before using AD converter, set appropriate value to I/O port register conbining a analog input port. For details, see the section on "I/O ports".

Figure 17-1 10-bit AD Converter

20.6.4 Flash Memory SUM Output Mode (Operation Command: 90H)

Table 20-10 shows flash memory SUM output mode process.

Table 20-10 Flash Memory SUM Output Process

		,		
	Transfer Bytes	Transfer Data from External Control- ler to TMP86FS49BFG	Baud Rate	Transfer Data from TMP86FS49BFG to External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	Automatic baud rate adjustment) OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte 4th byte	Baud rate modification data (See Table 20-4) -	9600 bps 9600 bps	OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
BOOT ROM	5th byte 6th byte	Operation command data (90H) -	Modified baud rate Modified baud rate	- OK: Echo back data (90H) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte	-	Modified baud rate	OK: SUM (Upper byte) (Note 2) Error: Nothing transmitted
	8th byte	-	Modified baud rate	OK: SUM (Lower byte) (Note 2) Error: Nothing transmitted
	9th byte	(Wait for the next operation com- mand data)	Modified baud rate	<u>_</u>)

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to " 20.7 Error Code ".

5.

Description of the flash memory SVM output mode

- 1. The 1st through 4th bytes of the transmitted and received data contains the same data as in the flash memory writing mode.
- 2. The 5th byte of the received data contains the command data in the flash memory SUM output mode (90H).
- 3. When the 5th byte of the received data contains the operation command data shown in Table 1-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, 90H). If the 5th byte of the received data does not contain the operation command data, the device enters the halt condition after transmitting 3 bytes of operation command error code (63H).

The 7th and the 8th bytes contain the upper and lower bits of the checksum, respectively. For how to calculate the checksum, refer to " 20.8 Checksum (SUM) ".

After sending the checksum, the device waits for the next operation command data.

22.4 AD Characteristics

			(00)	DD	, 1	
Paramete	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	V _{AREF}		A _{VDD} - 1.0	<u> </u>	A _{VDD}	
Power supply voltage of analog control circuit	A _{VDD}			(V _{DD})	>	v
Analog reference voltage range (Note 4)	ΔV_{AREF}		3.5		-	
Analog input voltage	V _{AIN}		Vss	Z \$ -	V _{AREF}	
Power supply current of analog refer- ence voltage	I _{REF}	$V_{DD} = A_{VDD} = V_{AREF} = 5.5 V$ $V_{SS} = 0.0 V$		0.6	1.0	mA
Non linearity error				-	±2	
Zero point error		$V_{DD} = A_{VDD} = 5.0 \text{ V},$ $V_{DD} = 0.0 \text{ V}$	$\overline{}$	- (±2	ISB
Full scale error		V _{AREF} = 5.0 V	<u> </u>	- <		LOD
Total error				-6	+2	
				(\bigcirc)	\bigcirc	

(V_{SS} = 0.0 V, 4.5 V \leq V_{DD} $\leq~$ 5.5 V, Topr = -40 to 85 $^{\circ}\text{C})$

 $(V_{SS} = 0 V, 2.7 V \le V_{Db} < 4.5 V, Topr = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Typ.	◯ Max	Unit
Analog reference voltage	V _{AREF}	$\langle \langle \rangle \rangle$	A _{VDD} - 1.0		A _{VDD}	
Power supply voltage of analog control circuit	A _{VDD}		$(\overline{\gamma})$	V _{DD}		v
Analog reference voltage range (Note 4)	ΔV_{AREF}		2.5) -	-	
Analog input voltage	V _{AIN}		Vss	-	V _{AREF}	
Power supply current of analog refer- ence voltage	I _{REF}	$V_{DD} = A_{VDD} = V_{AREF} = 4.5 V$ $V_{SS} = 0.0 V$		0.5	0.8	mA
Non linearity error	C		-	-	±2	
Zero point error	(($V_{DD} = A_{VDD} = 2.7 V$ $V_{DD} = 0.0 V$	-	-	±2	I SB
Full scale error		V _{AREF} = 2.7 V	-	_	±2	LOD
Total error			_	_	±2	

Note 1: The total error includes all errors except a quanitization error, and is defined as a maximum deviation from the ideal conversion line.

Note 2: Conversion time is defferent in recommended value by power supply voltage.

Note 3: The voltage to be input on the AIN input pin must not exceed the range between V_{AREF} and V_{SS}. If a voltage outside this range is input, conversion values will become unstable and conversion values of other channels will also be affected.

Note 4: Analog reference voltage range: $\Delta V_{AREF} = V_{AREF} - V_{SS}$

Note 5: When AD converter is not used, fix the AVDD and VAREF pin on the V_{DD} level.