



Welcome to [E-XFL.COM](#)

## Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### **Details**

Product Status	Obsolete
Number of LABs/CLBs	150
Number of Logic Elements/Cells	1200
Total RAM Bits	9421
Number of I/O	211
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LFBGA, CSPBGA
Supplier Device Package	256-CABGA (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200c-3b256c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200c-3b256c</a>

**Figure 2-6. Distributed Memory Primitives**



**ROM Mode:** The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

#### PFU Modes of Operation

Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

**Table 2-4. PFU Modes of Operation**

Logic	Ripple	RAM	ROM
LUT 4x8 or MUX 2x1 x 8	2-bit Add x 4	SPR16x2 x 4 DPR16x2 x 2	ROM16x1 x 8
LUT 5x4 or MUX 4x1 x 4	2-bit Sub x 4	SPR16x4 x 2 DPR16x4 x 1	ROM16x2 x 4
LUT 6x2 or MUX 8x1 x 2	2-bit Counter x 4	SPR16x8 x 1	ROM16x4 x 2
LUT 7x1 or MUX 16x1 x 1	2-bit Comp x 4		ROM16x8 x 1

#### Routing

There are many resources provided in the MachXO devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.


## PIO Groups

On the MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respective sysIO buffers and PADs.


On all MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.

The MachXO1200 and MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these devices can be configured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI support.

**Figure 2-15. Group of Four Programmable I/O Cells**



**Figure 2-16. Group of Six Programmable I/O Cells**



## PIO

The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast



# MachXO Family Data Sheet

## DC and Switching Characteristics

June 2013

Data Sheet DS1002

### Absolute Maximum Ratings<sup>1, 2, 3</sup>

	LCMXO E (1.2V)	LCMXO C (1.8V/2.5V/3.3V)
Supply Voltage V <sub>CC</sub> .....	-0.5 to 1.32V .....	-0.5 to 3.75V .....
Supply Voltage V <sub>CCAUX</sub> .....	-0.5 to 3.75V .....	-0.5 to 3.75V .....
Output Supply Voltage V <sub>CCIO</sub> .....	-0.5 to 3.75V .....	-0.5 to 3.75V .....
I/O Tristate Voltage Applied <sup>4</sup> .....	-0.5 to 3.75V .....	-0.5 to 3.75V .....
Dedicated Input Voltage Applied <sup>4</sup> .....	-0.5 to 3.75V .....	-0.5 to 4.25V .....
Storage Temperature (ambient).....	-65 to 150°C .....	-65 to 150°C .....
Junction Temp. (T <sub>j</sub> ) .....	+125°C .....	+125°C .....

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice *Thermal Management* document is required.
3. All voltages referenced to GND.
4. Overshoot and undershoot of -2V to (V<sub>IHMAX</sub> + 2) volts is permitted for a duration of <20ns.

### Recommended Operating Conditions<sup>1</sup>

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub>	Core Supply Voltage for 1.2V Devices	1.14	1.26	V
	Core Supply Voltage for 1.8V/2.5V/3.3V Devices	1.71	3.465	V
V <sub>CCAUX</sub> <sup>3</sup>	Auxiliary Supply Voltage	3.135	3.465	V
V <sub>CCIO</sub> <sup>2</sup>	I/O Driver Supply Voltage	1.14	3.465	V
t <sub>TJCOM</sub>	Junction Temperature Commercial Operation	0	+85	°C
t <sub>TJIND</sub>	Junction Temperature Industrial Operation	-40	100	°C
t <sub>TFLASHCOM</sub>	Junction Temperature, Flash Programming, Commercial	0	+85	°C
t <sub>TFLASHIND</sub>	Junction Temperature, Flash Programming, Industrial	-40	100	°C

1. Like power supplies must be tied together. For example, if V<sub>CCIO</sub> and V<sub>CC</sub> are both 2.5V, they must also be the same supply. 3.3V V<sub>CCIO</sub> and 1.2V V<sub>CCIO</sub> should be tied to V<sub>CCAUX</sub> or 1.2V V<sub>CC</sub> respectively.
2. See recommended voltages by I/O standard in subsequent table.
3. V<sub>CC</sub> must reach minimum V<sub>CC</sub> value before V<sub>CCAUX</sub> reaches 2.5V.

### MachXO Programming/Erase Specifications

Symbol	Parameter	Min.	Max.	Units
N <sub>PROGCYC</sub>	Flash Programming Cycles per t <sub>RETENTION</sub>		1,000	Cycles
	Flash Functional Programming Cycles		10,000	Cycles
t <sub>RETENTION</sub>	Data Retention at 125° Junction Temperature	10		Years

## Initialization Supply Current<sup>1, 2, 3, 4</sup>

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typ. <sup>5</sup>	Units
I <sub>CC</sub>	Core Power Supply	LCMxo256C	13	mA
		LCMxo640C	17	mA
		LCMxo1200C	21	mA
		LCMxo2280C	23	mA
		LCMxo256E	10	mA
		LCMxo640E	14	mA
		LCMxo1200E	18	mA
		LCMxo2280E	20	mA
I <sub>CCAUX</sub>	Auxiliary Power Supply V <sub>CCAUX</sub> = 3.3V	LCMxo256C/E	10	mA
		LCMxo640E/C	13	mA
		LCMxo1200E/C	24	mA
		LCMxo2280E/C	25	mA
I <sub>CCIO</sub>	Bank Power Supply <sup>6</sup>	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all I/O pins are held at V<sub>CCIO</sub> or GND.

3. Frequency = 0MHz.

4. Typical user pattern.

5. T<sub>J</sub> = 25°C, power supplies at nominal voltage.

6. Per Bank, V<sub>CCIO</sub> = 2.5V. Does not include pull-up/pull-down.

## Programming and Erase Flash Supply Current<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. <sup>5</sup>	Units
I <sub>CC</sub>	Core Power Supply	LCMxo256C	9	mA
		LCMxo640C	11	mA
		LCMxo1200C	16	mA
		LCMxo2280C	22	mA
		LCMxo256E	6	mA
		LCMxo640E	8	mA
		LCMxo1200E	12	mA
		LCMxo2280E	14	mA
I <sub>CCAUX</sub>	Auxiliary Power Supply V <sub>CCAUX</sub> = 3.3V	LCMxo256C/E	8	mA
		LCMxo640C/E	10	mA
		LCMxo1200/E	15	mA
		LCMxo2280C/E	16	mA
I <sub>CCIO</sub>	Bank Power Supply <sup>6</sup>	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all I/O pins are held at V<sub>CCIO</sub> or GND.

3. Typical user pattern.

4. JTAG programming is at 25MHz.

5. T<sub>J</sub> = 25°C, power supplies at nominal voltage.


6. Per Bank. V<sub>CCIO</sub> = 2.5V. Does not include pull-up/pull-down.

**Table 3-1. LVDS DC Conditions**
**Over Recommended Operating Conditions**

Parameter	Description	Typical	Units
$Z_{OUT}$	Output impedance	20	$\Omega$
$R_S$	Driver series resistor	294	$\Omega$
$R_P$	Driver parallel resistor	121	$\Omega$
$R_T$	Receiver termination	100	$\Omega$
$V_{OH}$	Output high voltage	1.43	V
$V_{OL}$	Output low voltage	1.07	V
$V_{OD}$	Output differential voltage	0.35	V
$V_{CM}$	Output common mode voltage	1.25	V
$Z_{BACK}$	Back impedance	100	$\Omega$
$I_{DC}$	DC output current	3.66	mA

**BLVDS**

The MachXO family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMS outputs in conjunction with a parallel external resistor across the driver outputs. The input standard is supported by the LVDS differential input buffer on certain devices. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

**Figure 3-2. BLVDS Multi-point Output Example**


## Typical Building Block Function Performance<sup>1</sup>

### Pin-to-Pin Performance (LVCMS25 12mA Drive)

Function	-5 Timing	Units
<b>Basic Functions</b>		
16-bit decoder	6.7	ns
4:1 MUX	4.5	ns
16:1 MUX	5.1	ns

### Register-to-Register Performance

Function	-5 Timing	Units
<b>Basic Functions</b>		
16:1 MUX	487	MHz
16-bit adder	292	MHz
16-bit counter	388	MHz
64-bit counter	200	MHz
<b>Embedded Memory Functions (1200 and 2280 Devices Only)</b>		
256x36 Single Port RAM	284	MHz
512x18 True-Dual Port RAM	284	MHz
<b>Distributed Memory Functions</b>		
16x2 Single Port RAM	434	MHz
64x2 Single Port RAM	320	MHz
128x4 Single Port RAM	261	MHz
32x2 Pseudo-Dual Port RAM	314	MHz
64x4 Pseudo-Dual Port RAM	271	MHz

1. The above timing numbers are generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

Rev. A 0.19

### Derating Logic Timing


Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst case numbers in the operating range. Actual delays may be much faster. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.

## MachXO "C" Sleep Mode Timing

Symbol	Parameter	Device	Min.	Typ.	Max	Units
$t_{PWRDN}$	SLEEPN Low to Power Down	All	—	—	400	ns
$t_{PWRUP}$	SLEEPN High to Power Up	LCMXO256	—	—	400	μs
		LCMXO640	—	—	600	μs
		LCMXO1200	—	—	800	μs
		LCMXO2280	—	—	1000	μs
$t_{WSLEEPN}$	SLEEPN Pulse Width	All	400	—	—	ns
$t_{WAWAKE}$	SLEEPN Pulse Rejection	All	—	—	100	ns

Rev. A 0.19

## Flash Download Time



Symbol	Parameter	Min.	Typ.	Max.	Units
$t_{REFRESH}$	Minimum $V_{CC}$ or $V_{CCAUX}$ (later of the two supplies) to Device I/O Active	LCMXO256	—	—	0.4
		LCMXO640	—	—	0.6
		LCMXO1200	—	—	0.8
		LCMXO2280	—	—	1.0

## JTAG Port Timing Specifications

Symbol	Parameter	Min.	Max.	Units
$f_{MAX}$	TCK [BSCAN] clock frequency	—	25	MHz
$t_{BTCP}$	TCK [BSCAN] clock pulse width	40	—	ns
$t_{BTCPH}$	TCK [BSCAN] clock pulse width high	20	—	ns
$t_{BTCPL}$	TCK [BSCAN] clock pulse width low	20	—	ns
$t_{BTS}$	TCK [BSCAN] setup time	8	—	ns
$t_{BTH}$	TCK [BSCAN] hold time	10	—	ns
$t_{BTRF}$	TCK [BSCAN] rise/fall time	50	—	mV/ns
$t_{BTCO}$	TAP controller falling edge of clock to output valid	—	10	ns
$t_{BTCODIS}$	TAP controller falling edge of clock to output disabled	—	10	ns
$t_{BTCOEN}$	TAP controller falling edge of clock to output enabled	—	10	ns
$t_{BTCRS}$	BSCAN test capture register setup time	8	—	ns
$t_{BTCRH}$	BSCAN test capture register hold time	25	—	ns
$t_{BUTCO}$	BSCAN test update register, falling edge of clock to output valid	—	25	ns
$t_{BTUODIS}$	BSCAN test update register, falling edge of clock to output disabled	—	25	ns
$t_{BTUOPEN}$	BSCAN test update register, falling edge of clock to output enabled	—	25	ns

Rev. A 0.19

## Power Supply and NC

Signal	100 TQFP <sup>1</sup>	144 TQFP <sup>1</sup>	100 csBGA <sup>2</sup>
VCC	<b>LCMxo256/640:</b> 35, 90 <b>LCMxo1200/2280:</b> 17, 35, 66, 91	21, 52, 93, 129	P7, B6
VCCIO0	<b>LCMxo256:</b> 60, 74, 92 <b>LCMxo640:</b> 80, 92 <b>LCMxo1200/2280:</b> 94	<b>LCMxo640:</b> 117, 135 <b>LCMxo1200/2280:</b> 135	<b>LCMxo256:</b> H14, A14, B5 <b>LCMxo640:</b> B12, B5
VCCIO1	<b>LCMxo256:</b> 10, 24, 41 <b>LCMxo640:</b> 60, 74 <b>LCMxo1200/2280:</b> 80	<b>LCMxo640:</b> 82, 98 <b>LCMxo1200/2280:</b> 117	<b>LCMxo256:</b> G1, P1, P10 <b>LCMxo640:</b> H14, A14
VCCIO2	<b>LCMxo256:</b> None <b>LCMxo640:</b> 29, 41 <b>LCMxo1200/2280:</b> 70	<b>LCMxo640:</b> 38, 63 <b>LCMxo1200/2280:</b> 98	<b>LCMxo256:</b> None <b>LCMxo640:</b> P4, P10
VCCIO3	<b>LCMxo256:</b> None <b>LCMxo640:</b> 10, 24 <b>LCMxo1200/2280:</b> 56	<b>LCMxo640:</b> 10, 26 <b>LCMxo1200/2280:</b> 82	<b>LCMxo256:</b> None <b>LCMxo640:</b> G1, P1
VCCIO4	<b>LCMxo256/640:</b> None <b>LCMxo1200/2280:</b> 44	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> 63	—
VCCIO5	<b>LCMxo256/640:</b> None <b>LCMxo1200/2280:</b> 27	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> 38	—
VCCIO6	<b>LCMxo256/640:</b> None <b>LCMxo1200/2280:</b> 20	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> 26	—
VCCIO7	<b>LCMxo256/640:</b> None <b>LCMxo1200/2280:</b> 6	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> 10	—
VCCAUX	<b>LCMxo256/640:</b> 88 <b>LCMxo1200/2280:</b> 36, 90	53, 128	B7
GND <sup>3</sup>	<b>LCMxo256:</b> 40, 84, 62, 75, 93, 12, 25, 42 <b>LCMxo640:</b> 40, 84, 81, 93, 62, 75, 30, 42, 12, 25 <b>LCMxo1200/2280:</b> 9, 41, 59, 83, 100, 76, 50, 26	16, 59, 88, 123, 118, 136, 83, 99, 37, 64, 11, 27	<b>LCMxo256:</b> N9, B9, G14, B13, A4, H1, N2, N10 <b>LCMxo640:</b> N9, B9, A10, A4, G14, B13, N3, N10, H1, N2
NC <sup>4</sup>			—

1. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
2. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
3. All grounds must be electrically connected at the board level. For fpBGA and ftBGA packages, the total number of GND balls is less than the actual number of GND logic connections from the die to the common package GND plane.
4. NC pins should not be connected to any active signals, VCC or GND.

**LCMxo256 and LCMxo640 Logic Signal Connections: 100 TQFP (Cont.)**

Pin Number	LCMxo256				LCMxo640			
	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
43	PB4A	1		T	PB8B	2		
44	PB4B	1		C	PB8C	2		T
45	PB4C	1		T	PB8D	2		C
46	PB4D	1		C	PB9A	2		
47	PB5A	1			PB9C	2		T
48*	SLEEPN	-	SLEEPN		SLEEPN	-	SLEEPN	
49	PB5C	1		T	PB9D	2		C
50	PB5D	1		C	PB9F	2		
51	PR9B	0		C	PR11D	1		C
52	PR9A	0		T	PR11B	1		C
53	PR8B	0		C	PR11C	1		T
54	PR8A	0		T	PR11A	1		T
55	PR7D	0		C	PR10D	1		C
56	PR7C	0		T	PR10C	1		T
57	PR7B	0		C	PR10B	1		C
58	PR7A	0		T	PR10A	1		T
59	PR6B	0		C	PR9D	1		
60	VCCIO0	0			VCCIO1	1		
61	PR6A	0		T	PR9B	1		
62	GNDIO0	0			GNDIO1	1		
63	PR5D	0		C	PR7B	1		
64	PR5C	0		T	PR6C	1		
65	PR5B	0		C	PR6B	1		
66	PR5A	0		T	PR5D	1		
67	PR4B	0		C	PR5B	1		
68	PR4A	0		T	PR4D	1		
69	PR3D	0		C	PR4B	1		
70	PR3C	0		T	PR3D	1		
71	PR3B	0		C	PR3B	1		
72	PR3A	0		T	PR2D	1		
73	PR2B	0		C	PR2B	1		
74	VCCIO0	0			VCCIO1	1		
75	GNDIO0	0			GNDIO1	1		
76	PR2A	0		T	PT9F	0		C
77	PT5C	0			PT9E	0		T
78	PT5B	0		C	PT9C	0		
79	PT5A	0		T	PT9A	0		
80	PT4F	0		C	VCCIO0	0		
81	PT4E	0		T	GNDIO0	0		
82	PT4D	0		C	PT7E	0		
83	PT4C	0		T	PT7A	0		
84	GND	-			GND	-		

**LCMxo1200 and LCMxo2280 Logic Signal Connections: 100 TQFP**

Pin Number	LCMxo1200				LCMxo2280			
	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
1	PL2A	7		T	PL2A	7	LUM0_PLLT_FB_A	T
2	PL2B	7		C	PL2B	7	LUM0_PLLC_FB_A	C
3	PL3C	7		T	PL3C	7	LUM0_PLLT_IN_A	T
4	PL3D	7		C	PL3D	7	LUM0_PLLC_IN_A	C
5	PL4B	7			PL4B	7		
6	VCCIO7	7			VCCIO7	7		
7	PL6A	7		T*	PL7A	7		T*
8	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*
9	GND	-			GND	-		
10	PL7C	7		T	PL9C	7		T
11	PL7D	7		C	PL9D	7		C
12	PL8C	7		T	PL10C	7		T
13	PL8D	7		C	PL10D	7		C
14	PL9C	6			PL11C	6		
15	PL10A	6		T*	PL13A	6		T*
16	PL10B	6		C*	PL13B	6		C*
17	VCC	-			VCC	-		
18	PL11B	6			PL14D	6		C
19	PL11C	6	TSALL		PL14C	6	TSALL	T
20	VCCIO6	6			VCCIO6	6		
21	PL13C	6			PL16C	6		
22	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*
23	PL14B	6	LLM0_PLLC_FB_A	C*	PL17B	6	LLM0_PLLC_FB_A	C*
24	PL15A	6	LLM0_PLLT_IN_A	T*	PL18A	6	LLM0_PLLT_IN_A	T*
25	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*
26**	GNDIO6 GNDIO5	-			GNDIO6 GNDIO5	-		
27	VCCIO5	5			VCCIO5	5		
28	TMS	5	TMS		TMS	5	TMS	
29	TCK	5	TCK		TCK	5	TCK	
30	PB3B	5			PB3B	5		
31	PB4A	5		T	PB4A	5		T
32	PB4B	5		C	PB4B	5		C
33	TDO	5	TDO		TDO	5	TDO	
34	TDI	5	TDI		TDI	5	TDI	
35	VCC	-			VCC	-		
36	VCCAUX	-			VCCAUX	-		
37	PB6E	5		T	PB8E	5		T
38	PB6F	5		C	PB8F	5		C
39	PB7B	4	PCLK4_1****		PB10F	4	PCLK4_1****	
40	PB7F	4	PCLK4_0****		PB10B	4	PCLK4_0****	
41	GND	-			GND	-		

**LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections:  
 132 csBGA (Cont.)**

LCMXO640					LCMXO1200					LCMXO2280				
Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential
B9	PT7B	0		C	B9	PT9B	1		C	B9	PT12D	1		C
A9	PT7A	0		T	A9	PT9A	1		T	A9	PT12C	1		T
A8	PT6B	0	PCLK0_1***	C	A8	PT7D	1	PCLK1_1***		A8	PT10B	1	PCLK1_1***	
B8	PT6A	0		T	B8	PT7B	1			B8	PT9D	1		
C8	PT5B	0	PCLK0_0***	C	C8	PT6F	0	PCLK1_0***		C8	PT9B	1	PCLK1_0***	
B7	PT5A	0		T	B7	PT6D	0			B7	PT8D	0		
A7	VCCAUX	-			A7	VCCAUX	-			A7	VCCAUX	-		
C7	VCC	-			C7	VCC	-			C7	VCC	-		
A6	PT4D	0		C	A6	PT5D	0		C	A6	PT7B	0		C
B6	PT4C	0		T	B6	PT5C	0		T	B6	PT7A	0		T
C6	PT3F	0		C	C6	PT5B	0		C	C6	PT6D	0		
B5	PT3E	0		T	B5	PT5A	0		T	B5	PT6E	0		T
A5	PT3D	0			A5	PT4B	0			A5	PT6F	0		C
B4	GNDIO0	0			B4	GNDIO0	0			B4	GNDIO0	0		
A4	PT3B	0			A4	PT3D	0		C	A4	PT4B	0		C
C4	PT2F	0			C4	PT3C	0		T	C4	PT4A	0		T
A3	PT2D	0		C	A3	PT3B	0		C	A3	PT3B	0		C
A2	PT2C	0		T	A2	PT2B	0		C	A2	PT2B	0		C
B3	PT2B	0		C	B3	PT3A	0		T	B3	PT3A	0		T
A1	PT2A	0		T	A1	PT2A	0		T	A1	PT2A	0		T
F1	GND	-			F1	GND	-			F1	GND	-		
P9	GND	-			P9	GND	-			P9	GND	-		
J14	GND	-			J14	GND	-			J14	GND	-		
C9	GND	-			C9	GND	-			C9	GND	-		
C5	VCCIO0	0			C5	VCCIO0	0			C5	VCCIO0	0		
B11	VCCIO0	0			B11	VCCIO1	1			B11	VCCIO1	1		
E12	VCCIO1	1			E12	VCCIO2	2			E12	VCCIO2	2		
L12	VCCIO1	1			L12	VCCIO3	3			L12	VCCIO3	3		
M10	VCCIO2	2			M10	VCCIO4	4			M10	VCCIO4	4		
N2	VCCIO2	2			N2	VCCIO5	5			N2	VCCIO5	5		
D2	VCCIO3	3			D2	VCCIO7	7			D2	VCCIO7	7		
K3	VCCIO3	3			K3	VCCIO6	6			K3	VCCIO6	6		

\*Supports true LVDS outputs.

\*\*NC for "E" devices.

\*\*\*Primary clock inputs are single-ended.

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:  
 144 TQFP (Cont.)**

Pin Number	LCMxo640				LCMxo1200				LCMxo2280				
	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
101	PR3D	1		C	PR4B	2			C*	PR5B	2		C*
102	PR3C	1		T	PR4A	2			T*	PR5A	2		T*
103	PR3B	1		C	PR3D	2			C	PR4D	2		C
104	PR2D	1		C	PR3C	2			T	PR4C	2		T
105	PR3A	1		T	PR3B	2			C*	PR4B	2		C*
106	PR2B	1		C	PR3A	2			T*	PR4A	2		T*
107	PR2C	1		T	PR2B	2			C	PR3B	2		C*
108	PR2A	1		T	PR2A	2			T	PR3A	2		T*
109	PT9F	0		C	PT11D	1			C	PT16D	1		C
110	PT9D	0		C	PT11C	1			T	PT16C	1		T
111	PT9E	0		T	PT11B	1			C	PT16B	1		C
112	PT9B	0		C	PT11A	1			T	PT16A	1		T
113	PT9C	0		T	PT10F	1			C	PT15D	1		C
114	PT9A	0		T	PT10E	1			T	PT15C	1		T
115	PT8C	0			PT10D	1			C	PT14B	1		C
116	PT8B	0		C	PT10C	1			T	PT14A	1		T
117	VCCIO0	0			VCCIO1	1				VCCIO1	1		
118	GNDIO0	0			GNDIO1	1				GNDIO1	1		
119	PT8A	0		T	PT9F	1			C	PT12F	1		C
120	PT7E	0			PT9E	1			T	PT12E	1		T
121	PT7C	0			PT9B	1			C	PT12D	1		C
122	PT7A	0			PT9A	1			T	PT12C	1		T
123	GND	-			GND	-				GND	-		
124	PT6B	0	PCLK0_1***	C	PT7D	1	PCLK1_1***			PT10B	1	PCLK1_1***	
125	PT6A	0		T	PT7B	1			C	PT9D	1		C
126	PT5C	0			PT7A	1			T	PT9C	1		T
127	PT5B	0	PCLK0_0***		PT6F	0	PCLK1_0***			PT9B	1	PCLK1_0***	
128	VCCAUX	-			VCCAUX	-				VCCAUX	-		
129	VCC	-			VCC	-				VCC	-		
130	PT4D	0			PT5D	0			C	PT7B	0		C
131	PT4B	0		C	PT5C	0			T	PT7A	0		T
132	PT4A	0		T	PT5B	0			C	PT6D	0		
133	PT3F	0			PT5A	0			T	PT6E	0		T
134	PT3D	0			PT4B	0				PT6F	0		C
135	VCCIO0	0			VCCIO0	0				VCCIO0	0		
136	GNDIO0	0			GNDIO0	0				GNDIO0	0		
137	PT3B	0		C	PT3D	0			C	PT4B	0		T
138	PT2F	0		C	PT3C	0			T	PT4A	0		C
139	PT3A	0		T	PT3B	0			C	PT3B	0		C
140	PT2D	0		C	PT3A	0			T	PT3A	0		T
141	PT2E	0		T	PT2D	0			C	PT2D	0		C
142	PT2B	0		C	PT2C	0			T	PT2C	0		T
143	PT2C	0		T	PT2B	0			C	PT2B	0		C
144	PT2A	0		T	PT2A	0			T	PT2A	0		T

\*Supports true LVDS outputs.

\*\*NC for "E" devices.

\*\*\*Primary clock inputs are single-ended.

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:  
 256 caBGA / 256 ftBGA (Cont.)**

LCMxo640				LCMxo1200				LCMxo2280					
Ball Number	Ball Function	Bank	Dual Function	Ball Number	Ball Function	Bank	Dual Function	Ball Number	Ball Function	Bank	Dual Function		
J4	PL8A	3	T	J4	PL13A	6	T*	J4	PL16A	6	T*		
J5	PL8B	3	C	J5	PL13B	6	C*	J5	PL16B	6	C*		
R1	PL11A	3	T	R1	PL13C	6	T	R1	PL16C	6	T		
R2	PL11B	3	C	R2	PL13D	6	C	R2	PL16D	6	C		
-	-	-	-	-	-	-	-	GND	GND	-	-		
K5	NC			K5	PL14A	6	LLM0_PLLT_FB_A	T*	K5	PL17A	6	LLM0_PLLT_FB_A	
K4	NC			K4	PL14B	6	LLM0_PLLC_FB_A	C*	K4	PL17B	6	LLM0_PLLC_FB_A	
L5	PL10C	3	T	L5	PL14C	6	T	L5	PL17C	6	T		
L4	PL10D	3	C	L4	PL14D	6	C	L4	PL17D	6	C		
M5	NC			M5	PL15A	6	LLM0_PLLT_IN_A	T*	M5	PL18A	6	LLM0_PLLT_IN_A	
M4	NC			M4	PL15B	6	LLM0_PLLC_IN_A	C*	M4	PL18B	6	LLM0_PLLC_IN_A	
N4	PL11C	3	T	N4	PL16A	6	T	N4	PL19A	6	T		
N3	PL11D	3	C	N3	PL16B	6	C	N3	PL19B	6	C		
VCCIO3	VCCIO3	3		VCCIO6	VCCIO6	6		VCCIO6	VCCIO6	6			
GND	GNDIO3	3		GND	GNDIO6	6		GND	GNDIO6	6			
GND	GNDIO2	2		GND	GNDIO5	5		GND	GNDIO5	5			
VCCIO2	VCCIO2	2		VCCIO5	VCCIO5	5		VCCIO5	VCCIO5	5			
P4	TMS	2	TMS	P4	TMS	5	TMS	P4	TMS	5	TMS		
P2	NC			P2	PB2A	5	T	P2	PB2A	5	T		
P3	NC			P3	PB2B	5	C	P3	PB2B	5	C		
N5	NC			N5	PB2C	5	T	N5	PB2C	5	T		
R3	TCK	2	TCK	R3	TCK	5	TCK	R3	TCK	5	TCK		
N6	NC			N6	PB2D	5	C	N6	PB2D	5	C		
T2	PB2A	2	T	T2	PB3A	5	T	T2	PB3A	5	T		
T3	PB2B	2	C	T3	PB3B	5	C	T3	PB3B	5	C		
R4	PB2C	2	T	R4	PB3C	5	T	R4	PB3C	5	T		
R5	PB2D	2	C	R5	PB3D	5	C	R5	PB3D	5	C		
P5	PB3A	2	T	P5	PB4A	5	T	P5	PB4A	5	T		
P6	PB3B	2	C	P6	PB4B	5	C	P6	PB4B	5	C		
T5	PB3C	2	T	T5	PB4C	5	T	T5	PB4C	5	T		
M6	TDO	2	TDO	M6	TDO	5	TDO	M6	TDO	5	TDO		
T4	PB3D	2	C	T4	PB4D	5	C	T4	PB4D	5	C		
R6	PB4A	2	T	R6	PB5A	5	T	R6	PB5A	5	T		
GND	GNDIO2	2		GND	GNDIO5	5		GND	GNDIO5	5			
VCCIO2	VCCIO2	2		VCCIO5	VCCIO5	5		VCCIO5	VCCIO5	5			
T6	PB4B	2	C	T6	PB5B	5	C	T6	PB5B	5	C		
N7	TDI	2	TDI	N7	TDI	5	TDI	N7	TDI	5	TDI		
T8	PB4C	2	T	T8	PB5C	5	T	T8	PB6A	5	T		
T7	PB4D	2	C	T7	PB5D	5	C	T7	PB6B	5	C		
M7	NC			M7	PB6A	5	T	M7	PB7C	5	T		
M8	NC			M8	PB6B	5	C	M8	PB7D	5	C		
T9	VCCAUX	-		T9	VCCAUX	-		T9	VCCAUX	-			
R7	PB4E	2	T	R7	PB6C	5	T	R7	PB8C	5	T		
R8	PB4F	2	C	R8	PB6D	5	C	R8	PB8D	5	C		
-	-			VCCIO5	VCCIO5	5		VCCIO5	VCCIO5	5			
-	-			GND	GNDIO5	5		GND	GNDIO5	5			
P7	PB5C	2	T	P7	PB6E	5	T	P7	PB9A	4	T		
P8	PB5D	2	C	P8	PB6F	5	C	P8	PB9B	4	C		
N8	PB5A	2	T	N8	PB7A	4	T	N8	PB10E	4	T		
N9	PB5B	2	PCLK2_1***	C	N9	PB7B	4	PCLK4_1***	C	N9	PB10F	4	PCLK4_1***
P10	PB7B	2	C	P10	PB7D	4	C	P10	PB10D	4	C		
P9	PB7A	2	T	P9	PB7C	4	T	P9	PB10C	4	T		
M9	PB6B	2	PCLK2_0***	C	M9	PB7F	4	PCLK4_0***	C	M9	PB10B	4	PCLK4_0***

**LCMxo2280 Logic Signal Connections: 324 ftBGA (Cont.)**

LCMxo2280				
Ball Number	Ball Function	Bank	Dual Function	Differential
T2	PL20B	6		C
P6	TMS	5	TMS	
V1	PB2A	5		T
U2	PB2B	5		C
T3	PB2C	5		T
N7	TCK	5	TCK	
R4	PB2D	5		C
R5	PB3A	5		T
T4	PB3B	5		C
VCC	VCC	-		
R6	PB3C	5		T
P7	PB3D	5		C
U3	PB4A	5		T
T5	PB4B	5		C
V2	PB4C	5		T
N8	TDO	5	TDO	
V3	PB4D	5		C
T6	PB5A	5		T
GND	GNDIO5	5		
VCCIO5	VCCIO5	5		
U4	PB5B	5		C
P8	PB5C	5		T
T7	PB5D	5		C
V4	TDI	5	TDI	
R8	PB6A	5		T
N9	PB6B	5		C
U5	PB6C	5		T
V5	PB6D	5		C
U6	PB7A	5		T
VCC	VCC	-		
V6	PB7B	5		C
P9	PB7C	5		T
T8	PB7D	5		C
U7	PB8A	5		T
V7	PB8B	5		C
M10	VCCAUX	-		
U8	PB8C	5		T
V8	PB8D	5		C
VCCIO5	VCCIO5	5		
GND	GNDIO5	5		
T9	PB8E	5		T
U9	PB8F	5		C
V9	PB9A	4		T

**LCMxo2280 Logic Signal Connections: 324 ftBGA (Cont.)**

LCMxo2280				
Ball Number	Ball Function	Bank	Dual Function	Differential
J13	PR10C	2		T
M18	PR10B	2		C*
L18	PR10A	2		T*
GND	GNDIO2	2		
VCCIO2	VCCIO2	2		
H16	PR9D	2		C
H14	PR9C	2		T
K18	PR9B	2		C*
J18	PR9A	2		T*
J17	PR8D	2		C
VCC	VCC	-		
H18	PR8C	2		T
H17	PR8B	2		C*
G17	PR8A	2		T*
H13	PR7D	2		C
H15	PR7C	2		T
G18	PR7B	2		C*
F18	PR7A	2		T*
G14	PR6D	2		C
G16	PR6C	2		T
VCCIO2	VCCIO2	2		
GND	GNDIO2	2		
E18	PR6B	2		C*
F17	PR6A	2		T*
G13	PR5D	2		C
G15	PR5C	2		T
E17	PR5B	2		C*
E16	PR5A	2		T*
GND	GND	-		
F15	PR4D	2		C
E15	PR4C	2		T
D17	PR4B	2		C*
D18	PR4A	2		T*
B18	PR3D	2		C
C18	PR3C	2		T
C16	PR3B	2		C*
D16	PR3A	2		T*
C17	PR2B	2		C
D15	PR2A	2		T
VCCIO2	VCCIO2	2		
GND	GNDIO2	2		
GND	GNDIO1	1		
VCCIO1	VCCIO1	1		

**LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)**

LCMXO2280				
Ball Number	Ball Function	Bank	Dual Function	Differential
A10	PT8E	0		T
VCCIO0	VCCIO0	0		
GND	GNDIO0	0		
A9	PT8D	0		C
C9	PT8C	0		T
B9	PT8B	0		C
F9	VCCAUX	-		
A8	PT8A	0		T
B8	PT7D	0		C
C8	PT7C	0		T
VCC	VCC	-		
A7	PT7B	0		C
B7	PT7A	0		T
A6	PT6A	0		T
B6	PT6B	0		C
D8	PT6C	0		T
F8	PT6D	0		C
C7	PT6E	0		T
E8	PT6F	0		C
D7	PT5D	0		C
VCCIO0	VCCIO0	0		
GND	GNDIO0	0		
E7	PT5C	0		T
A5	PT5B	0		C
C6	PT5A	0		T
B5	PT4A	0		T
A4	PT4B	0		C
D6	PT4C	0		T
F7	PT4D	0		C
B4	PT4E	0		T
GND	GND	-		
C5	PT4F	0		C
F6	PT3D	0		C
E5	PT3C	0		T
E6	PT3B	0		C
D5	PT3A	0		T
A3	PT2D	0		C
C4	PT2C	0		T
A2	PT2B	0		C
B2	PT2A	0		T
VCCIO0	VCCIO0	0		
GND	GNDIO0	0		
E14	GND	-		

## Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the [Thermal Management](#) document to find the device/package specific thermal values.

## For Further Information

For further information regarding Thermal Management, refer to the following:

- [Thermal Management](#) document
- TN1090 - [Power Estimation and Management for MachXO Devices](#)
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from [www.latticesemi.com/software](http://www.latticesemi.com/software)

## Conventional Packaging

### Commercial

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo256C-3T100C	256	1.8V/2.5V/3.3V	78	-3	TQFP	100	COM
LCMxo256C-4T100C	256	1.8V/2.5V/3.3V	78	-4	TQFP	100	COM
LCMxo256C-5T100C	256	1.8V/2.5V/3.3V	78	-5	TQFP	100	COM
LCMxo256C-3M100C	256	1.8V/2.5V/3.3V	78	-3	csBGA	100	COM
LCMxo256C-4M100C	256	1.8V/2.5V/3.3V	78	-4	csBGA	100	COM
LCMxo256C-5M100C	256	1.8V/2.5V/3.3V	78	-5	csBGA	100	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo640C-3T100C	640	1.8V/2.5V/3.3V	74	-3	TQFP	100	COM
LCMxo640C-4T100C	640	1.8V/2.5V/3.3V	74	-4	TQFP	100	COM
LCMxo640C-5T100C	640	1.8V/2.5V/3.3V	74	-5	TQFP	100	COM
LCMxo640C-3M100C	640	1.8V/2.5V/3.3V	74	-3	csBGA	100	COM
LCMxo640C-4M100C	640	1.8V/2.5V/3.3V	74	-4	csBGA	100	COM
LCMxo640C-5M100C	640	1.8V/2.5V/3.3V	74	-5	csBGA	100	COM
LCMxo640C-3T144C	640	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMxo640C-4T144C	640	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMxo640C-5T144C	640	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMxo640C-3M132C	640	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMxo640C-4M132C	640	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMxo640C-5M132C	640	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMxo640C-3B256C	640	1.8V/2.5V/3.3V	159	-3	caBGA	256	COM
LCMxo640C-4B256C	640	1.8V/2.5V/3.3V	159	-4	caBGA	256	COM
LCMxo640C-5B256C	640	1.8V/2.5V/3.3V	159	-5	caBGA	256	COM
LCMxo640C-3FT256C	640	1.8V/2.5V/3.3V	159	-3	ftBGA	256	COM
LCMxo640C-4FT256C	640	1.8V/2.5V/3.3V	159	-4	ftBGA	256	COM
LCMxo640C-5FT256C	640	1.8V/2.5V/3.3V	159	-5	ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo1200C-3T100C	1200	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMxo1200C-4T100C	1200	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMxo1200C-5T100C	1200	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMxo1200C-3T144C	1200	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMxo1200C-4T144C	1200	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMxo1200C-5T144C	1200	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMxo1200C-3M132C	1200	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMxo1200C-4M132C	1200	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMxo1200C-5M132C	1200	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMxo1200C-3B256C	1200	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMxo1200C-4B256C	1200	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMxo1200C-5B256C	1200	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMxo1200C-3FT256C	1200	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMxo1200C-4FT256C	1200	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMxo1200C-5FT256C	1200	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM

**Lead-Free Packaging**
**Industrial**

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo256C-3TN100I	256	1.8V/2.5V/3.3V	78	-3	Lead-Free TQFP	100	IND
LCMxo256C-4TN100I	256	1.8V/2.5V/3.3V	78	-4	Lead-Free TQFP	100	IND
LCMxo256C-3MN100I	256	1.8V/2.5V/3.3V	78	-3	Lead-Free csBGA	100	IND
LCMxo256C-4MN100I	256	1.8V/2.5V/3.3V	78	-4	Lead-Free csBGA	100	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo640C-3TN100I	640	1.8V/2.5V/3.3V	74	-3	Lead-Free TQFP	100	IND
LCMxo640C-4TN100I	640	1.8V/2.5V/3.3V	74	-4	Lead-Free TQFP	100	IND
LCMxo640C-3MN100I	640	1.8V/2.5V/3.3V	74	-3	Lead-Free csBGA	100	IND
LCMxo640C-4MN100I	640	1.8V/2.5V/3.3V	74	-4	Lead-Free csBGA	100	IND
LCMxo640C-3TN144I	640	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	IND
LCMxo640C-4TN144I	640	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	IND
LCMxo640C-3MN132I	640	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	IND
LCMxo640C-4MN132I	640	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	IND
LCMxo640C-3BN256I	640	1.8V/2.5V/3.3V	159	-3	Lead-Free caBGA	256	IND
LCMxo640C-4BN256I	640	1.8V/2.5V/3.3V	159	-4	Lead-Free caBGA	256	IND
LCMxo640C-3FTN256I	640	1.8V/2.5V/3.3V	159	-3	Lead-Free ftBGA	256	IND
LCMxo640C-4FTN256I	640	1.8V/2.5V/3.3V	159	-4	Lead-Free ftBGA	256	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo1200C-3TN100I	1200	1.8V/2.5V/3.3V	73	-3	Lead-Free TQFP	100	IND
LCMxo1200C-4TN100I	1200	1.8V/2.5V/3.3V	73	-4	Lead-Free TQFP	100	IND
LCMxo1200C-3TN144I	1200	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	IND
LCMxo1200C-4TN144I	1200	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	IND
LCMxo1200C-3MN132I	1200	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	IND
LCMxo1200C-4MN132I	1200	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	IND
LCMxo1200C-3BN256I	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free caBGA	256	IND
LCMxo1200C-4BN256I	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free caBGA	256	IND
LCMxo1200C-3FTN256I	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free ftBGA	256	IND
LCMxo1200C-4FTN256I	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free ftBGA	256	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo2280C-3TN100I	2280	1.8V/2.5V/3.3V	73	-3	Lead-Free TQFP	100	IND
LCMxo2280C-4TN100I	2280	1.8V/2.5V/3.3V	73	-4	Lead-Free TQFP	100	IND
LCMxo2280C-3TN144I	2280	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	IND
LCMxo2280C-4TN144I	2280	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	IND
LCMxo2280C-3MN132I	2280	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	IND
LCMxo2280C-4MN132I	2280	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	IND
LCMxo2280C-3BN256I	2280	1.8V/2.5V/3.3V	211	-3	Lead-Free caBGA	256	IND
LCMxo2280C-4BN256I	2280	1.8V/2.5V/3.3V	211	-4	Lead-Free caBGA	256	IND
LCMxo2280C-3FTN256I	2280	1.8V/2.5V/3.3V	211	-3	Lead-Free ftBGA	256	IND
LCMxo2280C-4FTN256I	2280	1.8V/2.5V/3.3V	211	-4	Lead-Free ftBGA	256	IND
LCMxo2280C-3FTN324I	2280	1.8V/2.5V/3.3V	271	-3	Lead-Free ftBGA	324	IND
LCMxo2280C-4FTN324I	2280	1.8V/2.5V/3.3V	271	-4	Lead-Free ftBGA	324	IND

Date	Version	Section	Change Summary
April 2006 (cont.)	02.0 (cont.)	Architecture (cont.)	<p>"Top View of the MachXO1200 Device" figure updated.</p> <p>"Top View of the MachXO640 Device" figure updated.</p> <p>"Top View of the MachXO256 Device" figure updated.</p> <p>"Slice Diagram" figure updated.</p> <p>Slice Signal Descriptions table updated.</p> <p>Routing section updated.</p> <p>sysCLOCK Phase Locked Loops (PLLs) section updated.</p> <p>PLL Diagram updated.</p> <p>PLL Signal Descriptions table updated.</p> <p>sysMEM Memory section has been updated.</p> <p>PIO Groups section has been updated.</p> <p>PIO section has been updated.</p> <p>MachXO PIO Block Diagram updated.</p> <p>Supported Input Standards table updated.</p> <p>MachXO Configuration and Programming diagram updated.</p>
		DC and Switching Characteristics	<p>Recommended Operating Conditions table - footnotes updated.</p> <p>MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.</p> <p>Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.</p> <p>DC Electrical Characteristics, footnotes have been updated.</p> <p>Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.</p> <p>Supply Current (Standby) table and associated footnotes updated.</p> <p>Initialization Supply Current table and footnotes updated.</p> <p>Programming and Erase Flash Supply Current table and associated footnotes have been updated.</p> <p>Register-to-Register Performance table updated (rev. A 0.19).</p> <p>MachXO External Switching Characteristics updated (rev. A 0.19).</p> <p>MachXO Internal Timing Parameters updated (rev. A 0.19).</p> <p>MachXO Family Timing Adders updated (rev. A 0.19).</p> <p>sysCLOCK Timing updated (rev. A 0.19).</p> <p>MachXO "C" Sleep Mode Timing updated (A 0.19).</p> <p>JTAG Port Timing Specification updated (rev. A 0.19).</p> <p>Test Fixture Required Components table updated.</p>
		Pinout Information	<p>Signal Descriptions have been updated.</p> <p>Pin Information Summary has been updated. Footnote has been added.</p> <p>Power Supply and NC Connection table has been updated.</p> <p>Logic Signal Connections have been updated (PCLKTx_x --&gt; PCLKx_x)</p>
		Ordering Information	<p>Removed "4W" references.</p> <p>Added 256-ftBGA Ordering Part Numbers for MachXO640.</p>
May 2006	02.1	Pinout Information	<p>Removed [LOC][0]_PLL_RST from Signal Description table.</p> <p>PCLK footnote has been added to all appropriate pins.</p>
August 2006	02.2	Multiple	Removed 256 fpBGA information for MachXO640.