

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	150
Number of Logic Elements/Cells	1200
Total RAM Bits	9421
Number of I/O	101
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	132-LFBGA, CSPBGA
Supplier Device Package	132-CSPBGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200c-4mn132c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# MachXO Family Data Sheet Architecture

June 2013

Data Sheet DS1002

## **Architecture Overview**

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM<sup>™</sup> Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.

The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.


The MachXO architecture provides up to two sysCLOCK<sup>™</sup> Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.




#### Figure 2-3. Top View of the MachXO256 Device



#### **PFU Blocks**

The core of the MachXO devices consists of PFU and PFF blocks. The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM, and Distributed ROM functions. PFF blocks can be programmed to perform Logic, Arithmetic, and Distributed ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected Slices, numbered 0-3 as shown in Figure 2-4. There are 53 inputs and 25 outputs associated with each PFU block.




#### Figure 2-4. PFU Diagram

#### Slice

Each Slice contains two LUT4 lookup tables feeding two registers (programmed to be in FF or Latch mode), and some associated logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7, and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select, and wider RAM/ROM functions. Figure 2-5 shows an overview of the internal logic of the Slice. The registers in the Slice can be configured for positive/negative and edge/level clocks.



#### Figure 2-13. Memory Core Reset



For further information on the sysMEM EBR block, see the details of additional technical documentation at the end of this data sheet.

#### EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-14. The GSR input to the EBR is always asynchronous.

#### Figure 2-14. EBR Asynchronous Reset (Including GSR) Timing Diagram

Reset	
Clock	
Clock Enable	

If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f<sub>MAX</sub> (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-14. The reset timing rules apply to the RPReset input vs the RE input and the RST input vs. the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled



#### Figure 2-20. MachXO640 Banks





Figure 2-21. MachXO256 Banks



## **Hot Socketing**

The MachXO devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of



the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

# Sleep Mode

The MachXO "C" devices ( $V_{CC} = 1.8/2.5/3.3V$ ) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tristated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Characteristic	Normal	Off	Sleep	
SLEEPN Pin	High	—	Low	
Static Icc	Typical <10mA	0	Typical <100uA	
I/O Leakage	<10µA	<1mA	<10µA	
Power Supplies VCC/VCCIO/VCCAUX	Normal Range	0	Normal Range	
Logic Operation	User Defined	Non Operational	Non operational	
I/O Operation	User Defined	Tri-state	Tri-state	
JTAG and Programming circuitry	Operational	Non-operational	Non-operational	
EBR Contents and Registers	Maintained	Non-maintained	Non-maintained	

Table 2-11. Characteristics of Normal, Off and Sleep Modes

## **SLEEPN Pin Characteristics**

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

# Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

# **Configuration and Testing**

The following section describes the configuration and testing features of the MachXO family of devices.

## IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256:  $V_{CCIO1}$ ; MachXO640:  $V_{CCIO2}$ ; MachXO1200 and MachXO2280:  $V_{CCIO5}$ ) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.



#### **Device Configuration**

All MachXO devices contain a test access port that can be used for device configuration and programming.

The non-volatile memory in the MachXO can be configured in two different modes:

- In IEEE 1532 mode via the IEEE 1149.1 port. In this mode, the device is off-line and I/Os are controlled by BSCAN registers.
- In background mode via the IEEE 1149.1 port. This allows the device to remain operational in user mode while reprogramming takes place.

The SRAM configuration memory can be configured in three different ways:

- At power-up via the on-chip non-volatile memory.
- After a refresh command is issued via the IEEE 1149.1 port.
- In IEEE 1532 mode via the IEEE 1149.1 port.

Figure 2-22 provides a pictorial representation of the different programming modes available in the MachXO devices. On power-up, the SRAM is ready to be configured with IEEE 1149.1 serial TAP port using IEEE 1532 protocols.

#### Leave Alone I/O

When using IEEE 1532 mode for non-volatile memory programming, SRAM configuration, or issuing a refresh command, users may specify I/Os as high, low, tristated or held at current value. This provides excellent flexibility for implementing systems where reconfiguration or reprogramming occurs on-the-fly.

#### TransFR (Transparent Field Reconfiguration)

TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. See TN1087, <u>Minimizing System Interruption During Configura-</u> tion Using TransFR Technology for details.

#### Security

The MachXO devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile memory spaces. Once set, the only way to clear the security bits is to erase the memory space.

For more information on device configuration, please see details of additional technical documentation at the end of this data sheet.



#### Table 3-1. LVDS DC Conditions


Parameter	Description	Typical	Units
Z <sub>OUT</sub>	Output impedance	20	Ω
R <sub>S</sub>	Driver series resistor	294	Ω
R <sub>P</sub>	Driver parallel resistor	121	Ω
R <sub>T</sub>	Receiver termination	100	Ω
V <sub>OH</sub>	Output high voltage	1.43	V
V <sub>OL</sub>	Output low voltage	1.07	V
V <sub>OD</sub>	Output differential voltage	0.35	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	Back impedance	100	Ω
I <sub>DC</sub>	DC output current	3.66	mA

#### **Over Recommended Operating Conditions**

#### BLVDS

The MachXO family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. The input standard is supported by the LVDS differential input buffer on certain devices. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

#### Figure 3-2. BLVDS Multi-point Output Example






For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.

#### RSDS

The MachXO family supports the differential RSDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS (Reduced Swing Differential Standard)



#### Table 3-4. RSDS DC Conditions

Parameter	Description	Typical	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	294	Ohms
R <sub>P</sub>	Driver parallel resistor	121	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.35	V
V <sub>OL</sub>	Output low voltage	1.15	V
V <sub>OD</sub>	Output differential voltage	0.20	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	Back impedance	101.5	Ohms
I <sub>DC</sub>	DC output current	3.66	mA



# MachXO Family Timing Adders<sup>1, 2, 3</sup>

Buffer Type	Description	-5	-4	-3	Units
Input Adjusters			I	1	
LVDS25 <sup>₄</sup>	LVDS	0.44	0.53	0.61	ns
BLVDS254	BLVDS	0.44	0.53	0.61	ns
LVPECL334	LVPECL	0.42	0.50	0.59	ns
LVTTL33	LVTTL	0.01	0.01	0.01	ns
LVCMOS33	LVCMOS 3.3	0.01	0.01	0.01	ns
LVCMOS25	LVCMOS 2.5	0.00	0.00	0.00	ns
LVCMOS18	LVCMOS 1.8	0.07	0.08	0.10	ns
LVCMOS15	LVCMOS 1.5	0.14	0.17	0.19	ns
LVCMOS12	LVCMOS 1.2	0.40	0.48	0.56	ns
PCI33 <sup>4</sup>	PCI	0.01	0.01	0.01	ns
Output Adjusters				•	
LVDS25E	LVDS 2.5 E	-0.13	-0.15	-0.18	ns
LVDS25⁴	LVDS 2.5	-0.21	-0.26	-0.30	ns
BLVDS25	BLVDS 2.5	-0.03	-0.03	-0.04	ns
LVPECL33	LVPECL 3.3	0.04	0.04	0.05	ns
LVTTL33_4mA	LVTTL 4mA drive	0.04	0.04	0.05	ns
LVTTL33_8mA	LVTTL 8mA drive	0.06	0.07	0.08	ns
LVTTL33_12mA	LVTTL 12mA drive	-0.01	-0.01	-0.01	ns
LVTTL33_16mA	LVTTL 16mA drive	0.50	0.60	0.70	ns
LVCMOS33_4mA	LVCMOS 3.3 4mA drive	0.04	0.04	0.05	ns
LVCMOS33_8mA	LVCMOS 3.3 8mA drive	0.06	0.07	0.08	ns
LVCMOS33_12mA	LVCMOS 3.3 12mA drive	-0.01	-0.01	-0.01	ns
LVCMOS33_14mA	LVCMOS 3.3 14mA drive	0.50	0.60	0.70	ns
LVCMOS25_4mA	LVCMOS 2.5 4mA drive	0.05	0.06	0.07	ns
LVCMOS25_8mA	LVCMOS 2.5 8mA drive	0.10	0.12	0.13	ns
LVCMOS25_12mA	LVCMOS 2.5 12mA drive	0.00	0.00	0.00	ns
LVCMOS25_14mA	LVCMOS 2.5 14mA drive	0.34	0.40	0.47	ns
LVCMOS18_4mA	LVCMOS 1.8 4mA drive	0.11	0.13	0.15	ns
LVCMOS18_8mA	LVCMOS 1.8 8mA drive	0.05	0.06	0.06	ns
LVCMOS18_12mA	LVCMOS 1.8 12mA drive	-0.06	-0.07	-0.08	ns
LVCMOS18_14mA	LVCMOS 1.8 14mA drive	0.06	0.07	0.09	ns
LVCMOS15_4mA	LVCMOS 1.5 4mA drive	0.15	0.19	0.22	ns
LVCMOS15_8mA	LVCMOS 1.5 8mA drive	0.05	0.06	0.07	ns
LVCMOS12_2mA	LVCMOS 1.2 2mA drive	0.26	0.31	0.36	ns
LVCMOS12_6mA	LVCMOS 1.2 6mA drive	0.05	0.06	0.07	ns
PCI33⁴	PCI33	1.85	2.22	2.59	ns

#### **Over Recommended Operating Conditions**

1. Timing adders are characterized but not tested on every device.

2. LVCMOS timing is measured with the load specified in Switching Test Conditions table.

3. All other standards tested according to the appropriate specifications.

4. I/O standard only available in LCMXO1200 and LCMXO2280 devices.

Rev. A 0.19



# MachXO Family Data Sheet Pinout Information

June 2013

Data Sheet DS1002

## **Signal Descriptions**

Signal Name	I/O	Descriptions
General Purpose		
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designa- tions are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
P[Edge] [Row/Column	I/O	[A/B/C/D/E/F] indicates the PIO within the group to which the pad is connected.
Number]_[A/B/C/D/E/F]		Some of these user programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-up resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-up resistor enabled.
GSRN	I	Global RESET signal (active low). Dedicated pad, when not in use it can be used as an I/O pin.
TSALL	I	TSALL is a dedicated pad for the global output enable signal. When TSALL is high all the outputs are tristated. It is a dual function pin. When not in use, it can be used as an I/O pin.
NC	—	No connect.
GND	—	GND - Ground. Dedicated pins.
V <sub>CC</sub>	—	VCC - The power supply pins for core logic. Dedicated pins.
V <sub>CCAUX</sub>	_	VCCAUX - the Auxiliary power supply pin. This pin powers up a variety of internal circuits including all the differential and referenced input buffers. Dedicated pins.
V <sub>CCIOx</sub>	—	V <sub>CCIO</sub> - The power supply pins for I/O Bank x. Dedicated pins.
SLEEPN <sup>1</sup>	I	Sleep Mode pin - Active low sleep pin.b When this pin is held high, the device operates normally.b This pin has a weak internal pull-up, but when unused, an external pull-up to $V_{CC}$ is recommended. When driven low, the device moves into Sleep mode after a specified time.
PLL and Clock Functions	(Used a	as user programmable I/O pins when not used for PLL or clock pins)
[LOC][0]_PLL[T, C]_IN	_	Reference clock (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). $T = true$ and $C = complement$ .
[LOC][0]_PLL[T, C]_FB		Optional feedback (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement.
PCLK [n]_[1:0]	—	Primary Clock Pads, n per side.
Test and Programming (De	dicate	d pins)
TMS	I	Test Mode Select input pin, used to control the 1149.1 state machine.
ТСК	Ι	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	I	Test Data input pin, used to load data into the device using an 1149.1 state machine.
TDO	0	Output pin -Test Data output pin used to shift data out of the device using 1149.1.
1 Applies to MachXO "C" devic		

1. Applies to MachXO "C" devices only. NC for "E" devices.

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP (Cont.)

		LCM	<b>(O256</b>		LCMXO640				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
85	PT4B	0	PCLK0_1**	С	PT6B	0	PCLK0_1**		
86	PT4A	0	PCLK0_0**	Т	PT5B	0	PCLK0_0**	С	
87	PT3D	0		С	PT5A	0		Т	
88	VCCAUX	-			VCCAUX	-			
89	PT3C	0		Т	PT4F	0			
90	VCC	-			VCC	-			
91	PT3B	0		С	PT3F	0			
92	VCCIO0	0			VCCIO0	0			
93	GNDIO0	0			GNDIO0	0			
94	PT3A	0		Т	PT3B	0		С	
95	PT2F	0		С	PT3A	0		Т	
96	PT2E	0		Т	PT2F	0		С	
97	PT2D	0		С	PT2E	0		Т	
98	PT2C	0		Т	PT2B	0		С	
99	PT2B	0		С	PT2C	0			
100	PT2A	0		Т	PT2A	0		Т	

\* NC for "E" devices.

\*\* Primary clock inputs are single-ended.



# LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP

			LCMXO1200			LCMXO2280					
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential			
1	PL2A	7		Т	PL2A	7	LUM0_PLLT_FB_A	Т			
2	PL2B	7		С	PL2B	7	LUM0_PLLC_FB_A	С			
3	PL3C	7		Т	PL3C	7	LUM0_PLLT_IN_A	Т			
4	PL3D	7		С	PL3D	7	LUM0_PLLC_IN_A	С			
5	PL4B	7			PL4B	7					
6	VCCIO7	7			VCCI07	7					
7	PL6A	7		T*	PL7A	7		T*			
8	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*			
9	GND	-			GND	-					
10	PL7C	7		Т	PL9C	7		Т			
11	PL7D	7		С	PL9D	7		С			
12	PL8C	7		Т	PL10C	7		Т			
13	PL8D	7		С	PL10D	7		С			
14	PL9C	6			PL11C	6					
15	PL10A	6		T*	PL13A	6		T*			
16	PL10B	6		C*	PL13B	6		C*			
17	VCC	-			VCC	-					
18	PL11B	6			PL14D	6		С			
19	PL11C	6	TSALL		PL14C	6	TSALL	Т			
20	VCCIO6	6			VCCIO6	6					
21	PL13C	6			PL16C	6					
22	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*			
23	PL14B	6	LLM0_PLLC_FB_A	C*	PL17B	6	LLM0_PLLC_FB_A	C*			
24	PL15A	6	LLM0_PLLT_IN_A	T*	PL18A	6	LLM0_PLLT_IN_A	T*			
25	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*			
26**	GNDIO6 GNDIO5	-			GNDIO6 GNDIO5	-					
27	VCCIO5	5			VCCIO5	5					
28	TMS	5	TMS		TMS	5	TMS				
29	TCK	5	ТСК		TCK	5	ТСК				
30	PB3B	5			PB3B	5					
31	PB4A	5		Т	PB4A	5		Т			
32	PB4B	5		С	PB4B	5		С			
33	TDO	5	TDO		TDO	5	TDO				
34	TDI	5	TDI		TDI	5	TDI				
35	VCC	-			VCC	-					
36	VCCAUX	-			VCCAUX	-					
37	PB6E	5		Т	PB8E	5		Т			
38	PB6F	5		С	PB8F	5		С			
39	PB7B	4	PCLK4_1****		PB10F	4	PCLK4_1****				
40	PB7F	4	PCLK4_0****		PB10B	4	PCLK4_0****				
41	GND	-	1		GND	-					



# LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP (Cont.)

		I	CMXO1200		LCMXO2280				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
82	PT9A	1			PT12C	1		Т	
83	GND	-			GND	-			
84	PT8B	1		С	PT11B	1		С	
85	PT8A	1		Т	PT11A	1		Т	
86	PT7D	1	PCLK1_1****		PT10B	1	PCLK1_1****		
87	PT6F	0	PCLK0_0****		PT9B	1	PCLK1_0****		
88	PT6D	0		С	PT8F	0		С	
89	PT6C	0		Т	PT8E	0		Т	
90	VCCAUX	-			VCCAUX	-			
91	VCC	-			VCC	-			
92	PT5B	0			PT6D	0			
93	PT4B	0			PT6F	0			
94	VCCIO0	0			VCCIO0	0			
95	PT3D	0		С	PT4B	0		С	
96	PT3C	0		Т	PT4A	0		Т	
97	PT3B	0			PT3B	0			
98	PT2B	0		С	PT2B	0		С	
99	PT2A	0		Т	PT2A	0		Т	
100**	GNDIO0 GNDIO7	-			GNDIO0 GNDIO7	-			

\*Supports true LVDS outputs.

\*\*Double bonded to the pin.

\*\*\*NC for "E" devices.

\*\*\*\*Primary clock inputs are single-ended.



# LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 144 TQFP (Cont.)

	LCMXO640			LCMXO1200		LCMXO2280						
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
51	TDI	2	TDI		TDI	5	TDI		TDI	5	TDI	
52	VCC	-			VCC	-			VCC	-		
53	VCCAUX	-			VCCAUX	-			VCCAUX	-		
54	PB5A	2		Т	PB6F	5			PB8F	5		
55	PB5B	2	PCLKT2_1***	С	PB7B	4	PCLK4_1***		PB10F	4	PCLK4_1***	
56	PB5D	2			PB7C	4		Т	PB10C	4		Т
57	PB6A	2		Т	PB7D	4		С	PB10D	4		С
58	PB6B	2	PCLKT2_0***	С	PB7F	4	PCLK4_0***		PB10B	4	PCLK4_0***	
59	GND	-			GND	-			GND	-		
60	PB7C	2			PB9A	4		Т	PB12A	4		Т
61	PB7E	2			PB9B	4		С	PB12B	4		С
62	PB8A	2			PB9E	4			PB12E	4		
63	VCCIO2	2			VCCIO4	4			VCCIO4	4		
64	GNDIO2	2			GNDIO4	4			GNDIO4	4		
65	PB8C	2		Т	PB10A	4		Т	PB13A	4		т
66	PB8D	2		C	PB10B	4		C	PB13B	4		C
67	PB9A	2		T	PB10C	4		Т	PB13C	4		Т
68	PB9C	2		T	PB10D	4		C	PB13D	4		C
69	PB9B	2		C	PB10F	4		Ŭ	PB14D	4		0
70**	SLEEPN	-	SLEEPN	Ŭ	SLEEPN	-	SLEEPN		SLEEPN	-	SLEEPN	
71	PB9D	2	SELLIN	С	PB11C	4	SELLI N	Т	PB16C	4	SEELIN	Т
71	PB9D PB9F	2		U	PB11C PB11D	4		C	PB16C PB16D	4		C
				0					-			c
73	PR11D	1		С	PR16B	3		С	PR20B	3		
74	PR11B	1		C	PR16A	3		T	PR20A	3		Т
75	PR11C	1		Т	PR15B	3		C*	PR19B	3		C
76	PR10D	1		C	PR15A	3		T*	PR19A	3		Т
77	PR11A	1		Т	PR14D	3		C	PR17D	3		C T
78	PR10B	1		С	PR14C	3		T	PR17C	3		T
79	PR10C	1		Т	PR14B	3		C*	PR17B	3		C*
80	PR10A	1		Т	PR14A	3		T*	PR17A	3		T*
81	PR9D	1			PR13D	3			PR16D	3		
82	VCCIO1	1			VCCIO3	3			VCCIO3	3		
83	GNDIO1	1			GNDIO3	3			GNDIO3	3		
84	PR9A	1			PR12B	3		C*	PR15B	3		C*
85	PR8C	1			PR12A	3		T*	PR15A	3		T*
86	PR8A	1			PR11B	3		C*	PR14B	3		C*
87	PR7D	1			PR11A	3		T*	PR14A	3		T*
88	GND	-			GND	-			GND	-		
89	PR7B	1		С	PR10B	3		C*	PR13B	3		C*
90	PR7A	1		Т	PR10A	3		T*	PR13A	3		T*
91	PR6D	1		С	PR8B	2		C*	PR10B	2		C*
92	PR6C	1		Т	PR8A	2		T*	PR10A	2		T*
93	VCC	-			VCC	-			VCC	-		
94	PR5D	1			PR6B	2		C*	PR8B	2		C*
95	PR5B	1			PR6A	2		T*	PR8A	2		T*
96	PR4D	1			PR5B	2		C*	PR7B	2		C*
97	PR4B	1		С	PR5A	2		T*	PR7A	2		T*
98	VCCIO1	1			VCCIO2	2			VCCIO2	2		
99	GNDIO1	1			GNDIO2	2			GNDIO2	2		
100	PR4A	1		Т	PR4C	2			PR5C	2		



# LCMXO2280 Logic Signal Connections: 324 ftBGA

LCMXO2280								
Ball Number	Ball Function	Bank	Dual Function	Differentia				
GND	GNDIO7	7						
VCCIO7	VCCIO7	7						
D4	PL2A	7	LUM0_PLLT_FB_A	Т				
F5	PL2B	7	LUM0_PLLC_FB_A	С				
B3	PL3A	7		T*				
C3	PL3B	7		C*				
E4	PL3C	7	LUM0_PLLT_IN_A	Т				
G6	PL3D	7	LUM0_PLLC_IN_A	С				
A1	PL4A	7		Τ*				
B1	PL4B	7		C*				
F4	PL4C	7		Т				
VCC	VCC	-						
E3	PL4D	7		С				
D2	PL5A	7		Τ*				
D3	PL5B	7		C*				
G5	PL5C	7		Т				
F3	PL5D	7		С				
C2	PL6A	7		T*				
VCCIO7	VCCIO7	7						
GND	GNDIO7	7						
C1	PL6B	7		C*				
H5	PL6C	7		Т				
G4	PL6D	7		С				
E2	PL7A	7		T*				
D1	PL7B	7	GSRN	C*				
J6	PL7C	7		Т				
H4	PL7D	7		С				
F2	PL8A	7		T*				
E1	PL8B	7		C*				
GND	GND	-						
J3	PL8C	7		Т				
J5	PL8D	7		С				
G3	PL9A	7		T*				
H3	PL9B	7		C*				
K3	PL9C	7		Т				
K5	PL9D	7		С				
F1	PL10A	7		T*				
VCCIO7	VCCIO7	7						
GND	GNDIO7	7						
G1	PL10B	7		C*				
K4	PL10C	7		T				
K6	PL10D	7		C				



## **Thermal Management**

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the <u>Thermal Management</u> document to find the device/package specific thermal values.

#### For Further Information

For further information regarding Thermal Management, refer to the following:

- Thermal Management document
- TN1090 Power Estimation and Management for MachXO Devices
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from <u>www.latticesemi.com/software</u>




# MachXO Family Data Sheet Ordering Information

June 2013

Data Sheet DS1002

## **Part Number Description**



# **Ordering Information**

Note: MachXO devices are dual marked except the slowest commercial speed grade device.bFor example the commercial speed grade LCMXO640E-4F256C is also marked with industrial grade -3I grade.bThe slowest commercial speed grade does not have industrial markings.b The markings appears as follows:



<sup>© 2012</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3T100C	2280	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMXO2280C-4T100C	2280	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMXO2280C-5T100C	2280	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMXO2280C-3T144C	2280	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO2280C-4T144C	2280	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO2280C-5T144C	2280	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO2280C-3M132C	2280	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO2280C-4M132C	2280	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO2280C-5M132C	2280	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO2280C-3B256C	2280	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMXO2280C-4B256C	2280	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMXO2280C-5B256C	2280	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMXO2280C-3FT256C	2280	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMXO2280C-4FT256C	2280	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMXO2280C-5FT256C	2280	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM
LCMXO2280C-3FT324C	2280	1.8V/2.5V/3.3V	271	-3	ftBGA	324	COM
LCMXO2280C-4FT324C	2280	1.8V/2.5V/3.3V	271	-4	ftBGA	324	COM
LCMXO2280C-5FT324C	2280	1.8V/2.5V/3.3V	271	-5	ftBGA	324	COM
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256E-3T100C	256	1.2V	78	-3	TQFP	100	COM
LCMX0256E-4T100C	256	1.2V 1.2V	78	-3	TQFP	100	COM
LCMXO256E-5T100C	256	1.2V	78	-4 -5	TQFP	100	COM
LCMX0256E-3M100C	256	1.2V 1.2V	78	-3	csBGA	100	COM
LCMX0256E-4M100C	256	1.2V 1.2V	78	-3	csBGA	100	COM
LCMXO256E-5M100C	256	1.2V	78	-4 -5	csBGA	100	COM
	230	1.2 V	70	-0	CODUA	100	00101
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640E-3T100C	640	1.2V	74	-3	TQFP	100	COM
LCMXO640E-4T100C	640	1.2V	74	-4	TQFP	100	COM
LCMXO640E-5T100C	640	1.2V	74	-5	TQFP	100	COM
LCMXO640E-3M100C	640	1.2V	74	-3	csBGA	100	COM
LCMXO640E-4M100C	640	1.2V	74	-4	csBGA	100	COM
LCMXO640E-5M100C						100	COM
LCMXO640E-3T144C	640	1.2V	74	-5	csBGA	100	COIVI
20101/00702-011440	640 640	1.2V 1.2V	74 113	-5 -3	csBGA TQFP	100	COM
LCMX0640E-4T144C							
	640	1.2V	113	-3	TQFP	144	СОМ
LCMXO640E-4T144C	640 640	1.2V 1.2V	113 113	-3 -4	TQFP TQFP	144 144	COM COM
LCMXO640E-4T144C LCMXO640E-5T144C	640 640 640	1.2V 1.2V 1.2V	113 113 113	-3 -4 -5	TQFP TQFP TQFP	144 144 144	COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C	640 640 640 640	1.2V 1.2V 1.2V 1.2V	113 113 113 101	-3 -4 -5 -3	TQFP TQFP TQFP csBGA	144 144 144 132	COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C	640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101	-3 -4 -5 -3 -4	TQFP TQFP TQFP csBGA csBGA	144 144 144 132 132	COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C	640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101	-3 -4 -5 -3 -4 -5	TQFP TQFP CsBGA csBGA csBGA	144 144 132 132 132 132	COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-5M132C	640 640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101 159	-3 -4 -5 -3 -4 -5 -3	TQFP TQFP CsBGA csBGA csBGA csBGA	144 144 132 132 132 132 256	COM COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-3B256C LCMXO640E-4B256C	640 640 640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101 159 159	-3 -4 -5 -3 -4 -5 -3 -4	TQFP TQFP CsBGA csBGA csBGA caBGA caBGA	144 144 132 132 132 132 256 256	COM COM COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-3B256C LCMXO640E-4B256C LCMXO640E-5B256C	640   640   640   640   640   640   640   640   640   640   640   640   640   640   640   640   640   640   640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113   113   113   101   101   101   159   159   159	-3 -4 -5 -3 -4 -5 -3 -4 -5	TQFP TQFP CsBGA csBGA csBGA caBGA caBGA caBGA	144 144 132 132 132 256 256 256	COM COM COM COM COM COM COM



Part Number	LUTs	Supply Voltage	l/Os	Grade	Package	Pins	Temp.
LCMXO1200E-3T100C	1200	1.2V	73	-3	TQFP	100	COM
LCMXO1200E-4T100C	1200	1.2V	73	-4	TQFP	100	COM
LCMXO1200E-5T100C	1200	1.2V	73	-5	TQFP	100	COM
LCMXO1200E-3T144C	1200	1.2V	113	-3	TQFP	144	COM
LCMXO1200E-4T144C	1200	1.2V	113	-4	TQFP	144	COM
LCMXO1200E-5T144C	1200	1.2V	113	-5	TQFP	144	COM
LCMXO1200E-3M132C	1200	1.2V	101	-3	csBGA	132	COM
LCMXO1200E-4M132C	1200	1.2V	101	-4	csBGA	132	COM
LCMXO1200E-5M132C	1200	1.2V	101	-5	csBGA	132	COM
LCMXO1200E-3B256C	1200	1.2V	211	-3	caBGA	256	COM
LCMXO1200E-4B256C	1200	1.2V	211	-4	caBGA	256	COM
LCMXO1200E-5B256C	1200	1.2V	211	-5	caBGA	256	COM
LCMXO1200E-3FT256C	1200	1.2V	211	-3	ftBGA	256	COM
LCMXO1200E-4FT256C	1200	1.2V	211	-4	ftBGA	256	COM
LCMXO1200E-5FT256C	1200	1.2V	211	-5	ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280E-3T100C	2280	1.2V	73	-3	TQFP	100	COM
LCMXO2280E-4T100C	2280	1.2V	73	-4	TQFP	100	COM
LCMXO2280E-5T100C	2280	1.2V	73	-5	TQFP	100	COM
LCMXO2280E-3T144C	2280	1.2V	113	-3	TQFP	144	COM
LCMXO2280E-4T144C	2280	1.2V	113	-4	TQFP	144	COM
LCMXO2280E-5T144C	2280	1.2V	113	-5	TQFP	144	COM
LCMXO2280E-3M132C	2280	1.2V	101	-3	csBGA	132	COM
LCMXO2280E-4M132C	2280	1.2V	101	-4	csBGA	132	COM
LCMXO2280E-5M132C	2280	1.2V	101	-5	csBGA	132	COM
LCMXO2280E-3B256C	2280	1.2V	211	-3	caBGA	256	COM
LCMXO2280E-4B256C	2280	1.2V	211	-4	caBGA	256	COM
LCMXO2280E-5B256C	2280	1.2V	211	-5	caBGA	256	COM
LCMXO2280E-3FT256C	2280	1.2V	211	-3	ftBGA	256	COM
LCMXO2280E-4FT256C	2280	1.2V	211	-4	ftBGA	256	COM
LCMXO2280E-5FT256C	2280	1.2V	211	-5	ftBGA	256	COM
LCMXO2280E-3FT324C	2280	1.2V	271	-3	ftBGA	324	COM
LCMXO2280E-4FT324C	2280	1.2V	271	-4	ftBGA	324	COM
LCMXO2280E-5FT324C	2280	1.2V	271	-5	ftBGA	324	COM



## Lead-Free Packaging

LCMXO2280C-4FTN324I

2280

5	5	Indu	strial				
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256C-3TN100I	256	1.8V/2.5V/3.3V	78	-3	Lead-Free TQFP	100	IND
LCMXO256C-4TN100I	256	1.8V/2.5V/3.3V	78	-4	Lead-Free TQFP	100	IND
LCMXO256C-3MN100I	256	1.8V/2.5V/3.3V	78	-3	Lead-Free csBGA	100	IND
LCMXO256C-4MN100I	256	1.8V/2.5V/3.3V	78	-4	Lead-Free csBGA	100	IND
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640C-3TN100	640	1.8V/2.5V/3.3V	74	-3	Lead-Free TQFP	100	IND
LCMXO640C-4TN100	640	1.8V/2.5V/3.3V	74	-4	Lead-Free TQFP	100	IND
LCMXO640C-3MN100I	640	1.8V/2.5V/3.3V	74	-3	Lead-Free csBGA	100	IND
LCMXO640C-4MN100I	640	1.8V/2.5V/3.3V	74	-4	Lead-Free csBGA	100	IND
LCMXO640C-3TN144I	640	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	IND
LCMXO640C-4TN144I	640	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	IND
LCMXO640C-3MN132I	640	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	IND
LCMXO640C-4MN132I	640	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	IND
LCMXO640C-3BN256I	640	1.8V/2.5V/3.3V	159	-3	Lead-Free caBGA	256	IND
LCMXO640C-4BN256I	640	1.8V/2.5V/3.3V	159	-4	Lead-Free caBGA	256	IND
LCMXO640C-3FTN256I	640	1.8V/2.5V/3.3V	159	-3	Lead-Free ftBGA	256	IND
LCMXO640C-4FTN256I	640	1.8V/2.5V/3.3V	159	-4	Lead-Free ftBGA	256	IND
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3TN100I	1200	1.8V/2.5V/3.3V	73	-3	Lead-Free TQFP	100	IND
LCMXO1200C-4TN100I	1200	1.8V/2.5V/3.3V	73	-4	Lead-Free TQFP	100	IND
LCMXO1200C-3TN144I	1200	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	IND
LCMXO1200C-4TN144I	1200	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	IND
LCMXO1200C-3MN132I	1200	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	IND
LCMXO1200C-4MN132I	1200	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	IND
LCMXO1200C-3BN256I	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free caBGA	256	IND
LCMXO1200C-4BN256I	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free caBGA	256	IND
LCMXO1200C-3FTN256I	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free ftBGA	256	IND
LCMXO1200C-4FTN256I	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free ftBGA	256	IND
D. I.N			1/0			<b>D</b> '	-
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3TN100I	2280	1.8V/2.5V/3.3V	73	-3	Lead-Free TQFP	100	IND
LCMXO2280C-4TN100I	2280	1.8V/2.5V/3.3V	73	-4	Lead-Free TQFP	100	IND
LCMXO2280C-3TN144I	2280	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	IND
LCMXO2280C-4TN144I	2280	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	IND
LCMXO2280C-3MN132I	2280	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	IND
LCMXO2280C-4MN132I	2280	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	IND
LCMXO2280C-3BN256I	2280	1.8V/2.5V/3.3V	211	-3	Lead-Free caBGA	256	IND
LCMXO2280C-4BN256I	2280	1.8V/2.5V/3.3V	211	-4	Lead-Free caBGA	256	IND
LCMXO2280C-3FTN256I	2280	1.8V/2.5V/3.3V	211	-3	Lead-Free ftBGA	256	IND
LCMXO2280C-4FTN256I	2280	1.8V/2.5V/3.3V	211	-4	Lead-Free ftBGA	256	IND
LCMXO2280C-3FTN324I	2280	1.8V/2.5V/3.3V	271	-3	Lead-Free ftBGA	324	IND

271

-4

Lead-Free ftBGA

324

IND

1.8V/2.5V/3.3V