

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	150
Number of Logic Elements/Cells	1200
Total RAM Bits	9421
Number of I/O	113
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200c-4tn144c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# MachXO Family Data Sheet Introduction

June 2013 Data Sheet DS1002

#### **Features**

#### ■ Non-volatile, Infinitely Reconfigurable

- Instant-on powers up in microseconds
- Single chip, no external configuration memory required
- Excellent design security, no bit stream to intercept
- · Reconfigure SRAM based logic in milliseconds
- SRAM and non-volatile memory programmable through JTAG port
- Supports background programming of non-volatile memory

#### ■ Sleep Mode

• Allows up to 100x static current reduction

#### ■ TransFR<sup>™</sup> Reconfiguration (TFR)

• In-field logic update while system operates

#### ■ High I/O to Logic Density

- 256 to 2280 LUT4s
- 73 to 271 I/Os with extensive package options
- Density migration supported
- Lead free/RoHS compliant packaging

#### Embedded and Distributed Memory

- Up to 27.6 Kbits sysMEM<sup>™</sup> Embedded Block RAM
- Up to 7.7 Kbits distributed RAM
- Dedicated FIFO control logic

#### ■ Flexible I/O Buffer

- Programmable sysIO<sup>™</sup> buffer supports wide range of interfaces:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2
  - LVTTL
  - PCI
  - LVDS, Bus-LVDS, LVPECL, RSDS

#### ■ sysCLOCK<sup>™</sup> PLLs

- Up to two analog PLLs per device
- · Clock multiply, divide, and phase shifting

#### ■ System Level Support

- IEEE Standard 1149.1 Boundary Scan
- Onboard oscillator
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply
- IEEE 1532 compliant in-system programming

#### Introduction

The MachXO is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.

Table 1-1. MachXO Family Selection Guide

Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V <sub>CC</sub> Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
Packages	<u> </u>			
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271



The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flexible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and careful design will provide the high pin-to-pin performance also associated with CPLDs.

The ispLEVER® design tools from Lattice allow complex designs to be efficiently implemented using the MachXO family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.



## MachXO Family Data Sheet Architecture

June 2013 Data Sheet DS1002

#### **Architecture Overview**

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.

The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.


The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

www.latticesemi.com 2-1 DS1002 Architecture\_01.5




Figure 2-1. Top View of the MachXO1200 Device<sup>1</sup>



1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.

Figure 2-2. Top View of the MachXO640 Device





#### **Modes of Operation**

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

**Logic Mode:** In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

**Ripple Mode:** Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- · Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

**RAM Mode:** In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR16x2	DPR16x2
Number of Slices	1	2

Note: SPR = Single Port RAM, DPR = Dual Port RAM



#### sysCLOCK Phase Locked Loops (PLLs)

The MachXO1200 and MachXO2280 provide PLL support. The source of the PLL input divider can come from an external pin or from internal routing. There are four sources of feedback signals to the feedback divider: from CLKINTFB (internal feedback port), from the global clock nets, from the output of the post scalar divider, and from the routing (or from an external pin). There is a PLL\_LOCK signal to indicate that the PLL has locked on to the input clock signal. Figure 2-10 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t<sub>LOCK</sub> parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, post scalar divider, and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.

Figure 2-10. PLL Diagram




Figure 2-11 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.

Figure 2-11. PLL Primitive







Figure 2-13. Memory Core Reset




For further information on the sysMEM EBR block, see the details of additional technical documentation at the end of this data sheet.

#### **EBR Asynchronous Reset**

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-14. The GSR input to the EBR is always asynchronous.

Figure 2-14. EBR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f<sub>MAX</sub> (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-14. The reset timing rules apply to the RPReset input vs the RE input and the RST input vs. the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled



Table 2-10. Supported Output Standards

Output Standard	Drive	V <sub>CCIO</sub> (Typ.)
Single-ended Interfaces		
LVTTL	4mA, 8mA, 12mA, 16mA	3.3
LVCMOS33	4mA, 8mA, 12mA, 14mA	3.3
LVCMOS25	4mA, 8mA, 12mA, 14mA	2.5
LVCMOS18	4mA, 8mA, 12mA, 14mA	1.8
LVCMOS15	4mA, 8mA	1.5
LVCMOS12	2mA, 6mA	1.2
LVCMOS33, Open Drain	4mA, 8mA, 12mA, 14mA	_
LVCMOS25, Open Drain	4mA, 8mA, 12mA, 14mA	_
LVCMOS18, Open Drain	4mA, 8mA, 12mA, 14mA	_
LVCMOS15, Open Drain	4mA, 8mA	_
LVCMOS12, Open Drain	2mA, 6mA	_
PCI33 <sup>3</sup>	N/A	3.3
Differential Interfaces		
LVDS <sup>1, 2</sup>	N/A	2.5
BLVDS, RSDS <sup>2</sup>	N/A	2.5
LVPECL <sup>2</sup>	N/A	3.3

<sup>1.</sup> MachXO1200 and MachXO2280 devices have dedicated LVDS buffers.

#### sysIO Buffer Banks

The number of Banks vary between the devices of this family. Eight Banks surround the two larger devices, the MachXO1200 and MachXO2280 (two Banks per side). The MachXO640 has four Banks (one Bank per side). The smallest member of this family, the MachXO256, has only two Banks.

Each sysIO buffer Bank is capable of supporting multiple I/O standards. Each Bank has its own I/O supply voltage  $(V_{CCIO})$  which allows it to be completely independent from the other Banks. Figure 2-18, Figure 2-18, Figure 2-20 and Figure 2-21 shows the sysIO Banks and their associated supplies for all devices.

<sup>2.</sup> These interfaces can be emulated with external resistors in all devices.

<sup>3.</sup> Top Banks of MachXO1200 and MachXO2280 devices only.




## MachXO "C" Sleep Mode Timing

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t <sub>PWRDN</sub>	SLEEPN Low to Power Down	All	_	_	400	ns
		LCMXO256	_	_	400	μs
	SLEEPN High to Power Up	LCMXO640	_		600	μs
<sup>T</sup> PWRUP	SLEEFIN High to Fower Op	LCMXO1200	_		800	μs
		LCMXO2280	_		1000	μs
t <sub>WSLEEPN</sub>	SLEEPN Pulse Width	All	400	_	_	ns
t <sub>WAWAKE</sub>	SLEEPN Pulse Rejection	All	_	_	100	ns

Rev. A 0.19

### **Flash Download Time**



Symbol	Paran	neter	Min.	Тур.	Max.	Units
t <sub>REFRESH</sub>		LCMXO256	_	_	0.4	ms
	Minimum V <sub>CC</sub> or V <sub>CCAUX</sub> (later of the two supplies) to Device I/O Active	LCMXO640	_	_	0.6	ms
		LCMXO1200	_	_	0.8	ms
		LCMXO2280	_	_	1.0	ms

## **JTAG Port Timing Specifications**

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	TCK [BSCAN] clock frequency	_	25	MHz
t <sub>BTCP</sub>	TCK [BSCAN] clock pulse width	40	_	ns
t <sub>BTCPH</sub>	TCK [BSCAN] clock pulse width high	20	_	ns
t <sub>BTCPL</sub>	TCK [BSCAN] clock pulse width low	20	_	ns
t <sub>BTS</sub>	TCK [BSCAN] setup time	8	_	ns
t <sub>BTH</sub>	TCK [BSCAN] hold time	10	_	ns
t <sub>BTRF</sub>	TCK [BSCAN] rise/fall time	50	_	mV/ns
t <sub>BTCO</sub>	TAP controller falling edge of clock to output valid	_	10	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to output disabled	_	10	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to output enabled	_	10	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	_	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	25	_	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to output valid	_	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to output disabled	_	25	ns
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to output enabled	_	25	ns

Rev. A 0.19



## LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP (Cont.)

	LCMXO256 LCMXO640							
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
85	PT4B	0	PCLK0_1**	С	PT6B	0	PCLK0_1**	
86	PT4A	0	PCLK0_0**	Т	PT5B	0	PCLK0_0**	С
87	PT3D	0		С	PT5A	0		Т
88	VCCAUX	-			VCCAUX	-		
89	PT3C	0		Т	PT4F	0		
90	VCC	-			VCC	-		
91	PT3B	0		С	PT3F	0		
92	VCCIO0	0			VCCIO0	0		
93	GNDIO0	0			GNDIO0	0		
94	PT3A	0		Т	PT3B	0		С
95	PT2F	0		С	PT3A	0		Т
96	PT2E	0		Т	PT2F	0		С
97	PT2D	0		С	PT2E	0		Т
98	PT2C	0		Т	PT2B	0		С
99	PT2B	0		С	PT2C	0		
100	PT2A	0		Т	PT2A	0		Т

<sup>\*</sup> NC for "E" devices.

<sup>\*\*</sup> Primary clock inputs are single-ended.



## LCMXO256 and LCMXO640 Logic Signal Connections: 100 csBGA (Cont.)

		LCMXO25	6				LCMXO64	0	
Ball Number	Ball Function	Bank	Dual Function	Differen- tial	Ball Number	Ball Function	Bank	Dual Function	Differen- tial
P13	PB5A	1			P13	PB9C	2		T
M12*	SLEEPN	-	SLEEPN		M12*	SLEEPN	-	SLEEPN	
P14	PB5C	1		Т	P14	PB9D	2		С
N13	PB5D	1		С	N13	PB9F	2		
N14	PR9B	0		С	N14	PR11D	1		С
M14	PR9A	0		Т	M14	PR11B	1		С
L13	PR8B	0		С	L13	PR11C	1		Т
L14	PR8A	0		T	L14	PR11A	1		T
M13	PR7D	0		С	M13	PR10D	1		С
K14	PR7C	0		Т	K14	PR10C	1		T
K13	PR7B	0		С	K13	PR10B	1		С
J14	PR7A	0		Т	J14	PR10A	1		Т
J13	PR6B	0		С	J13	PR9D	1		
H13	PR6A	0		Т	H13	PR9B	1		
G14	GNDIO0	0			G14	GNDIO1	1		
G13	PR5D	0		С	G13	PR7B	1		
F14	PR5C	0		Т	F14	PR6C	1		
F13	PR5B	0		С	F13	PR6B	1		
E14	PR5A	0		Т	E14	PR5D	1		
E13	PR4B	0		С	E13	PR5B	1		
D14	PR4A	0		Т	D14	PR4D	1		
D13	PR3D	0		С	D13	PR4B	1		
C14	PR3C	0		Т	C14	PR3D	1		
C13	PR3B	0		С	C13	PR3B	1		
B14	PR3A	0		Т	B14	PR2D	1		
C12	PR2B	0		С	C12	PR2B	1		
B13	GNDIO0	0			B13	GNDIO1	1		
A13	PR2A	0		Т	A13	PT9F	0		С
A12	PT5C	0			A12	PT9E	0		Т
B11	PT5B	0		С	B11	PT9C	0		
A11	PT5A	0		Т	A11	PT9A	0		
B12	PT4F	0		С	B12	VCCIO0	0		
A10	PT4E	0		Т	A10	GNDIO0	0		
B10	PT4D	0		С	B10	PT7E	0		
A9	PT4C	0		Т	A9	PT7A	0		
A8	PT4B	0	PCLK0_1**	С	A8	PT6B	0	PCLK0_1**	
B8	PT4A	0	PCLK0_0**	Т	B8	PT5B	0	PCLK0_0**	С
A7	PT3D	0		С	A7	PT5A	0		Т
B7	VCCAUX	-			B7	VCCAUX	-		
A6	PT3C	0		Т	A6	PT4F	0		
B6	VCC	-			B6	VCC	-		
<b>A</b> 5	PT3B	0		С	A5	PT3F	0		



# LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 144 TQFP (Cont.)

Pinches   Pinc			L	CMXO640				LCMXO1200				LCMXO2280	
S2			Bank		Differential		Bank		Differential		Bank		Differential
S3	51	TDI	2	TDI		TDI	5	TDI		TDI	5	TDI	
Fig.   PBSA   2	52	VCC	-			VCC	-			VCC	-		
S5	53	VCCAUX	-			VCCAUX	-			VCCAUX	-		
S6	54	PB5A	2		Т	PB6F	5			PB8F	5		
ST	55	PB5B	2	PCLKT2_1***	С	PB7B	4	PCLK4_1***		PB10F	4	PCLK4_1***	
S8	56	PB5D	2			PB7C	4		Т	PB10C	4		Т
S9	57	PB6A	2		Т	PB7D	4		С	PB10D	4		С
60	58	PB6B	2	PCLKT2_0***	С	PB7F	4	PCLK4_0***		PB10B	4	PCLK4_0***	
61 P87E 2 P89A 4 P89B 4 P89B 4 P89E 2 P89E 3 P89E 4 P89E 3 P89E 4 P89E 3 P89E 4 P89E 3 P89E 3 P89E 4 P89E 3 P89E 3 P89E 4 P89E 4 P89E 3 P89E 4	59	GND	-			GND	-			GND	-		
62   PB8A   2   PB9E   4   PB1ZE   4     PB1ZE   4	60	PB7C	2			PB9A	4		Т	PB12A	4		Т
63	61	PB7E	2			PB9B	4		С	PB12B	4		С
GNDIO2   2	62	PB8A	2			PB9E	4			PB12E	4		
65 PBBC 2 T PB10A 4 T PB13A 4   66 PBBD 2 C PB10B 4 C PB13B 4   67 PB9A 2 T PB10C 4 T PB10C 4 T PB13C 4   68 PBBC 2 T PB10D 4 C PB13D 4   68 PBBC 2 T PB10D 4 C PB13D 4   69 PB9B 2 C C PB10F 4 PB14D 4   70°* SLEEPN SLEEP	63	VCCIO2	2			VCCIO4	4			VCCIO4	4		
66 PB6D 2 C PB10B 4 C PB10B 4 C PB13B 4 6 C PB13B 4 6 6 7 PB8A 2 T PB10C 4 T PB10C 4 T PB15C 4 6 6 PB9C 2 T PB10D 4 C PB15D 4	64	GNDIO2	2			GNDIO4	4			GNDIO4	4		
67 PB9A 2 T PB10C 4 T PB10C 4 T PB13C 4 BB9C 4 BB9C 2 T PB10D 4 C PB13D 4 BB9C 2 T PB10D 4 C PB13D 4 BB9C 2 C PB10F 4 BB10D 4	65	PB8C	2		Т	PB10A	4		Т	PB13A	4		Т
68         PB9C         2         T         PB10D         4         C         PB13D         4           69         PB9B         2         C         PB10F         4         PB14D         4           70"         SLEEPN         -         SLEEPN         -         SLEEPN         -         SLEEPN           71         PB9D         2         C         PB11C         4         T         PB16D         4           72         PB9F         2         C         PB11D         4         C         PB16D         4           73         PR11D         1         C         PR16B         3         C         PR20B         3           74         PR11B         1         C         PR16B         3         C         PR20B         3           75         PR11C         1         T         PR16A         3         T         PR20A         3         1           76         PR10D         1         C         PR15A         3         T"         PR19B         3         C"         PR17D         3         1         PR19A         3         T"         PR17D         3         1         TR17D         3	66	PB8D	2		С	PB10B	4		С	PB13B	4		С
68	67	PB9A	2		Т	PB10C	4		Т	PB13C	4		Т
G9													С
70°   SLEEPN   - SLEEPN   SLEEPN   SLEEPN   SLEEPN   - SLEEPN   T1   PB9D   2   C   PB11C   4   T   PB16C   4   C   PB16D   4   C   PB11D   4   C   PB16D   3   C   PB17D													1
71         PB9D         2         C         PB11C         4         T         PB16C         4           72         PB9F         2         PB11D         4         C         PB16D         4           73         PR11D         1         C         PR16B         3         C         PR20B         3           74         PR11B         1         C         PR16A         3         T         PR20A         3           75         PR11C         1         T         PR16A         3         T         PR20A         3           76         PR10D         1         C         PR15A         3         T'         PR19B         3           76         PR10D         1         C         PR14D         3         C'         PR19B         3           77         PR11A         1         T         PR14D         3         C'         PR17D         3           79         PR10C         1         T         PR14B         3         C'         PR17B         3         C'         PR17B         3         PR16D         3         PR16D         3         PR16D         3         PR16D         3         C'				SLEEPN	-		1	SLEEPN				SLEEPN	
72         PB9F         2         PB11D         4         C         PB16D         4           73         PR11D         1         C         PR16B         3         C         PR20B         3           74         PR11B         1         C         PR16A         3         T         PR20A         3           75         PR11C         1         T         PR15B         3         T'         PR19B         3           76         PR10D         1         C         PR15A         3         T'         PR19A         3           77         PR11A         1         T         PR14D         3         C         PR17D         3           79         PR10C         1         T         PR14B         3         C'         PR17C         3           80         PR10A         1         T         PR14B         3         C'         PR17B         3           81         PR9D         1         PR14B         3         T'         PR17A         3           81         PR9D         1         PR14B         3         T'         PR16D         3           82         VCC101         1 </td <td></td> <td></td> <td></td> <td>OLLL! IV</td> <td>С</td> <td></td> <td></td> <td>OLLLI II</td> <td>Т Т</td> <td></td> <td></td> <td>OLLLI IV</td> <td>Т</td>				OLLL! IV	С			OLLLI II	Т Т			OLLLI IV	Т
73         PR11D         1         C         PR16B         3         C         PR20B         3           74         PR11B         1         C         PR16A         3         T         PR20A         3           75         PR11C         1         T         PR15B         3         C'         PR19B         3           76         PR10D         1         C         PR15A         3         T'         PR19A         3           77         PR11A         1         T         PR14D         3         C         PR17D         3           78         PR10B         1         C         PR14C         3         T         PR17C         3           79         PR10C         1         T         PR14B         3         C'         PR17B         3           80         PR10A         1         T         PR14B         3         T'         PR17A         3           81         PR9D         1         PR13D         3         PR16D         3         VCCIO3         3         VCCIO3         3         VCCIO3         3         VCCIO3         3         VCCIO3         3         C'         PR15B					0								C
74         PR11B         1         C         PR16A         3         T         PR20A         3           75         PR11C         1         T         PR15B         3         C*         PR19B         3           76         PR10D         1         C         PR15A         3         T*         PR19B         3           77         PR11A         1         T         PR14D         3         C         PR17D         3           78         PR10B         1         C         PR14C         3         T         PR17D         3           79         PR10C         1         T         PR14B         3         C*         PR17B         3           80         PR10A         1         T         PR14B         3         T*         PR17A         3           81         PR8D         1         PR13D         3         PR16D         3         PR16D         3           82         VCCIO1         1         VCCIO3         3         VCCIO3         3           83         GNDIO1         1         GNDIO3         3         GNDIO3         3           84         PR8A         1													С
75         PR11C         1         T         PR15B         3         C*         PR19B         3           76         PR10D         1         C         PR15A         3         T*         PR19B         3           77         PR11A         1         T         PR14D         3         C         PR17D         3           78         PR10B         1         C         PR14C         3         T         PR17C         3           79         PR10C         1         T         PR14B         3         C*         PR17B         3           80         PR10A         1         T         PR14B         3         T*         PR17B         3           81         PR9D         1         T         PR14B         3         T*         PR17B         3           81         PR9D         1         PR13D         3         PR16D         3           82         VCCIO1         1         VCCIO3         3         VCCIO3         3           83         GNDIO1         1         GNDIO3         3         C*         PR15B         3           85         PR8C         1         PR12B													Т
76         PR10D         1         C         PR15A         3         T'         PR19A         3           77         PR11A         1         T         PR14D         3         C         PR17D         3           78         PR10B         1         C         PR14C         3         T         PR17C         3           79         PR10C         1         T         PR14B         3         C'         PR17B         3           80         PR10A         1         T         PR14B         3         T'         PR17A         3           81         PR9D         1         PR13D         3         PR16D         3           82         VCCI01         1         VCCI03         3         PR16D         3           82         VCCI01         1         VCCI03         3         PR16D         3           82         VCCI01         1         VCCI03         3         PR16D         3           83         GNDIO1         1         GNDIO3         3         GNDIO3         3           84         PR9A         1         PR12B         3         C'         PR15B         3													C
77         PR11A         1         T         PR14D         3         C         PR17D         3           78         PR10B         1         C         PR14C         3         T         PR17C         3           79         PR10C         1         T         PR14B         3         C'         PR17B         3           80         PR10A         1         T         PR14A         3         T'         PR17A         3           81         PR9D         1         PR13D         3         PR16D         3           82         VCCIO1         1         VCCIO3         3         VCCIO3         3           83         GNDIO1         1         GNDIO3         3         GNDIO3         3           84         PR9A         1         PR12B         3         C'         PR15B         3           85         PR8C         1         PR12B         3         T'         PR15B         3           86         PR8A         1         PR11B         3         C'         PR14B         3           87         PR7D         1         PR11A         3         T'         PR14A         3													T
78         PR10B         1         C         PR14C         3         T         PR17C         3           79         PR10C         1         T         PR14B         3         C*         PR17B         3           80         PR10A         1         T         PR14A         3         T*         PR17A         3           81         PR9D         1         PR13D         3         PR16D         3           82         VCCIO1         1         VCCIO3         3         VCCIO3         3           83         GNDIO1         1         GNDIO3         3         GNDIO3         3           84         PR9A         1         PR12B         3         C*         PR15B         3           85         PR8C         1         PR12A         3         T*         PR15A         3           86         PR8A         1         PR11B         3         C*         PR14B         3           87         PR7D         1         PR11A         3         T*         PR14A         3           89         PR7B         1         C         PR10B         3         C*         PR13B         3													
79         PR10C         1         T         PR14B         3         C*         PR17B         3           80         PR10A         1         T         PR14A         3         T*         PR17A         3           81         PR9D         1         PR13D         3         PR16D         3           82         VCCIO1         1         VCCIO3         3         VCCIO3         3           83         GNDIO1         1         GNDIO3         3         GNDIO3         3           84         PR9A         1         PR12B         3         C*         PR15B         3           85         PR8C         1         PR12A         3         T*         PR15B         3           86         PR8A         1         PR11B         3         C*         PR14B         3           87         PR7D         1         PR11A         3         T*         PR14A         3           88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         T*         PR13A         3           91         <													C
80         PR10A         1         T         PR14A         3         T*         PR17A         3           81         PR9D         1         PR13D         3         PR16D         3           82         VCCIO1         1         VCCIO3         3         VCCIO3         3           83         GNDIO1         1         GNDIO3         3         GNDIO3         3           84         PR9A         1         PR12B         3         C*         PR15B         3           85         PR8C         1         PR12A         3         T*         PR15A         3           86         PR8A         1         PR11B         3         C*         PR14B         3           87         PR7D         1         PR11A         3         T*         PR14A         3           88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         C*         PR13B         3           90         PR7A         1         T         PR10A         3         T*         PR13B         3           91 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>T</td></t<>													T
81         PR9D         1         PR13D         3         PR16D         3           82         VCCIO1         1         VCCIO3         3         VCCIO3         3           83         GNDIO1         1         GNDIO3         3         GNDIO3         3           84         PR9A         1         PR12B         3         C* PR15B         3           85         PR8C         1         PR12A         3         T* PR15A         3           86         PR8A         1         PR11B         3         C* PR14B         3           87         PR7D         1         PR11A         3         T* PR14A         3           88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         C* PR13B         3           90         PR7A         1         T         PR10A         3         T* PR13A         3           91         PR6D         1         C         PR8B         2         C* PR10B         2           92         PR6C         1         T         PR8A         2         T* PR10A													C*
82         VCCIO1         1         VCCIO3         3         VCCIO3         3           83         GNDIO1         1         GNDIO3         3         GNDIO3         3           84         PR9A         1         PR12B         3         C* PR15B         3           85         PR8C         1         PR12A         3         T* PR15A         3           86         PR8A         1         PR1B         3         C* PR14B         3           87         PR7D         1         PR11A         3         T* PR14A         3           88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         C* PR13B         3           90         PR7A         1         T         PR10A         3         T* PR13A         3           91         PR6D         1         C         PR8B         2         C* PR10B         2           92         PR6C         1         T         PR8A         2         T* PR10A         2           93         VCC         -         VCC         -         VCC <t< td=""><td></td><td></td><td></td><td></td><td>l</td><td></td><td></td><td></td><td>1^</td><td></td><td></td><td></td><td>T*</td></t<>					l				1^				T*
83         GNDIO1         1         GNDIO3         3         GNDIO3         3           84         PR9A         1         PR12B         3         C*         PR15B         3           85         PR8C         1         PR12A         3         T*         PR15A         3           86         PR8A         1         PR11B         3         C*         PR14B         3           87         PR7D         1         PR11A         3         T*         PR14B         3           88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         C*         PR13B         3           90         PR7A         1         T         PR10A         3         T*         PR13B         3           91         PR6D         1         C         PR8B         2         C*         PR10B         2           92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -													
84         PR9A         1         PR12B         3         C*         PR15B         3           85         PR8C         1         PR12A         3         T*         PR15A         3           86         PR8A         1         PR11B         3         C*         PR14B         3           87         PR7D         1         PR11A         3         T*         PR14A         3           88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         C*         PR13B         3           90         PR7A         1         T         PR10A         3         T*         PR13B         3           91         PR6D         1         C         PR8B         2         C*         PR10B         2           92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2 <td></td>													
85         PR8C         1         PR12A         3         T*         PR15A         3           86         PR8A         1         PR11B         3         C*         PR14B         3           87         PR7D         1         PR11A         3         T*         PR14A         3           88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         C*         PR13B         3           90         PR7A         1         T         PR10A         3         T*         PR13B         3           91         PR6D         1         C         PR8B         2         C*         PR10B         2           92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2													ļ
86         PR8A         1         PR11B         3         C*         PR14B         3           87         PR7D         1         PR11A         3         T*         PR14A         3           88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         C*         PR13B         3           90         PR7A         1         T         PR10A         3         T*         PR13A         3           91         PR6D         1         C         PR8B         2         C*         PR10B         2           92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         C         PR5A         2         T*         PR7A													C*
87         PR7D         1         PR11A         3         T*         PR14A         3           88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         C*         PR13B         3           90         PR7A         1         T         PR10A         3         T*         PR13A         3           91         PR6D         1         C         PR8B         2         C*         PR10B         2           92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         C         PR5A         2         T*         PR7A         2           97         PR4B         1         C         PR5A         2         T*         PR7A<													T*
88         GND         -         GND         -         GND         -           89         PR7B         1         C         PR10B         3         C*         PR13B         3           90         PR7A         1         T         PR10A         3         T*         PR13A         3           91         PR6D         1         C         PR8B         2         C*         PR10B         2           92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         C         PR5A         2         T*         PR7A         2           97         PR4B         1         C         PR5A         2         T*         PR7A         2	86		1			PR11B	3			PR14B	3		C*
89         PR7B         1         C         PR10B         3         C*         PR13B         3           90         PR7A         1         T         PR10A         3         T*         PR13A         3           91         PR6D         1         C         PR8B         2         C*         PR10B         2           92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         C         PR5A         2         T*         PR7A         2           97         PR4B         1         C         PR5A         2         T*         PR7A         2	87	PR7D	1			PR11A	3		T*	PR14A	3		T*
90         PR7A         1         T         PR10A         3         T*         PR13A         3           91         PR6D         1         C         PR8B         2         C*         PR10B         2           92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         PR5B         2         C*         PR7B         2           97         PR4B         1         C         PR5A         2         T*         PR7A         2	88		-				-				-		
91         PR6D         1         C         PR8B         2         C*         PR10B         2           92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         PR5B         2         C*         PR7B         2           97         PR4B         1         C         PR5A         2         T*         PR7A         2	89	PR7B	1				3			PR13B	3		C*
92         PR6C         1         T         PR8A         2         T*         PR10A         2           93         VCC         -         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         PR5B         2         C*         PR7B         2           97         PR4B         1         C         PR5A         2         T*         PR7A         2	90	PR7A	1			PR10A	3		T*	PR13A	3		T*
93         VCC         -         VCC         -           94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         PR5B         2         C*         PR7B         2           97         PR4B         1         C         PR5A         2         T*         PR7A         2	91	PR6D	1			PR8B	2		C*	PR10B	2		C*
94         PR5D         1         PR6B         2         C*         PR8B         2           95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         PR5B         2         C*         PR7B         2           97         PR4B         1         C         PR5A         2         T*         PR7A         2	92	PR6C	1		Т	PR8A	2		T*	PR10A	2		T*
95         PR5B         1         PR6A         2         T*         PR8A         2           96         PR4D         1         PR5B         2         C*         PR7B         2           97         PR4B         1         C         PR5A         2         T*         PR7A         2	93	VCC	-			VCC	-			VCC	[		
96         PR4D         1         PR5B         2         C*         PR7B         2           97         PR4B         1         C         PR5A         2         T*         PR7A         2	94	PR5D	1			PR6B	2		C*	PR8B	2		C*
97 PR4B 1 C PR5A 2 T* PR7A 2	95	PR5B	1			PR6A	2		T*	PR8A	2		T*
	96	PR4D	1			PR5B	2		C*	PR7B	2		C*
98 VCCIO1 1 VCCIO2 2 VCCIO2 2	97	PR4B	1		С	PR5A	2		T*	PR7A	2		T*
	98	VCCIO1	1			VCCIO2	2			VCCIO2	2		1
99 GNDIO1 1 GNDIO2 2 GNDIO2 2	99	GNDIO1	1			GNDIO2	2			GNDIO2	2		1
100 PR4A 1 T PR4C 2 PR5C 2	100	PR4A	1		Т	PR4C	2			PR5C	2		



# LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 144 TQFP (Cont.)

		L	CMXO640			LCMXO1200 LCMXO2280			LCMXO2280			
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
101	PR3D	1		С	PR4B	2		C*	PR5B	2		C*
102	PR3C	1		Т	PR4A	2		T*	PR5A	2		T*
103	PR3B	1		С	PR3D	2		С	PR4D	2		С
104	PR2D	1		С	PR3C	2		Т	PR4C	2		Т
105	PR3A	1		Т	PR3B	2		C*	PR4B	2		C*
106	PR2B	1		С	PR3A	2		T*	PR4A	2		T*
107	PR2C	1		Т	PR2B	2		С	PR3B	2		C*
108	PR2A	1		Т	PR2A	2		Т	PR3A	2		T*
109	PT9F	0		С	PT11D	1		С	PT16D	1		С
110	PT9D	0		С	PT11C	1		T	PT16C	1		Т
111	PT9E	0		Т	PT11B	1		С	PT16B	1		С
112	PT9B	0		С	PT11A	1		T	PT16A	1		Т
113	PT9C	0		Т	PT10F	1		С	PT15D	1		С
114	PT9A	0		Т	PT10E	1		Т	PT15C	1		Т
115	PT8C	0			PT10D	1		С	PT14B	1		С
116	PT8B	0		С	PT10C	1		Т	PT14A	1		Т
117	VCCIO0	0			VCCIO1	1			VCCIO1	1		
118	GNDIO0	0			GNDIO1	1			GNDIO1	1		
119	PT8A	0		Т	PT9F	1		С	PT12F	1		С
120	PT7E	0			PT9E	1		Т	PT12E	1		Т
121	PT7C	0			PT9B	1		С	PT12D	1		С
122	PT7A	0			PT9A	1		Т	PT12C	1		Т
123	GND	-			GND	-			GND	-		
124	PT6B	0	PCLK0_1***	С	PT7D	1	PCLK1_1***		PT10B	1	PCLK1_1***	
125	PT6A	0		Т	PT7B	1		С	PT9D	1		С
126	PT5C	0			PT7A	1		Т	PT9C	1		Т
127	PT5B	0	PCLK0_0***		PT6F	0	PCLK1_0***		PT9B	1	PCLK1_0***	
128	VCCAUX	-			VCCAUX	-			VCCAUX	-		
129	VCC	-			VCC	-			VCC	-		
130	PT4D	0			PT5D	0		С	PT7B	0		С
131	PT4B	0		С	PT5C	0		Т	PT7A	0		Т
132	PT4A	0		Т	PT5B	0		С	PT6D	0		
133	PT3F	0			PT5A	0		Т	PT6E	0		Т
134	PT3D	0			PT4B	0			PT6F	0		С
135	VCCIO0	0			VCCIO0	0			VCCIO0	0		
136	GNDIO0	0			GNDIO0	0			GNDIO0	0		
137	PT3B	0		С	PT3D	0		С	PT4B	0		Т
138	PT2F	0		С	PT3C	0		Т	PT4A	0		С
139	PT3A	0		Т	PT3B	0		С	PT3B	0		С
140	PT2D	0		С	PT3A	0		Т	PT3A	0		Т
141	PT2E	0		Т	PT2D	0		С	PT2D	0		С
142	PT2B	0		С	PT2C	0		Т	PT2C	0		Т
143	PT2C	0		Т	PT2B	0		С	PT2B	0		С
144	PT2A	0		Т	PT2A	0		Т	PT2A	0		Т

<sup>\*</sup>Supports true LVDS outputs.

<sup>\*\*</sup>NC for "E" devices.

<sup>\*\*\*</sup>Primary clock inputs arer single-ended.



## LCMXO2280 Logic Signal Connections: 324 ftBGA

LCMXO2280					
Ball Number	Ball Function	Bank	Dual Function	Differential	
GND	GNDIO7	7			
VCCIO7	VCCIO7	7			
D4	PL2A	7	LUM0_PLLT_FB_A	Т	
F5	PL2B	7	LUM0_PLLC_FB_A	С	
B3	PL3A	7		T*	
C3	PL3B	7		C*	
E4	PL3C	7	LUM0_PLLT_IN_A	T	
G6	PL3D	7	LUM0_PLLC_IN_A	С	
A1	PL4A	7		T*	
B1	PL4B	7		C*	
F4	PL4C	7		Т	
VCC	VCC	-			
E3	PL4D	7		С	
D2	PL5A	7		T*	
D3	PL5B	7		C*	
G5	PL5C	7		Т	
F3	PL5D	7		С	
C2	PL6A	7		T*	
VCCIO7	VCCIO7	7			
GND	GNDIO7	7			
C1	PL6B	7		C*	
H5	PL6C	7		T	
G4	PL6D	7		С	
E2	PL7A	7		T*	
D1	PL7B	7	GSRN	C*	
J6	PL7C	7		Т	
H4	PL7D	7		С	
F2	PL8A	7		T*	
E1	PL8B	7		C*	
GND	GND	-			
J3	PL8C	7		Т	
J5	PL8D	7		С	
G3	PL9A	7		T*	
H3	PL9B	7		C*	
K3	PL9C	7		T	
K5	PL9D	7		С	
F1	PL10A	7		T*	
VCCIO7	VCCIO7	7			
GND	GNDIO7	7			
G1	PL10B	7		C*	
K4	PL10C	7		Т	
K6	PL10D	7	+	С	



## LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

	LCMXO2280					
Ball Number	Ball Function	Bank	Dual Function	Differential		
T2	PL20B	6		С		
P6	TMS	5	TMS			
V1	PB2A	5		Т		
U2	PB2B	5		С		
T3	PB2C	5		Т		
N7	TCK	5	TCK			
R4	PB2D	5		С		
R5	PB3A	5		Т		
T4	PB3B	5		С		
VCC	VCC	-				
R6	PB3C	5		Т		
P7	PB3D	5		С		
U3	PB4A	5		Т		
T5	PB4B	5		С		
V2	PB4C	5		T		
N8	TDO	5	TDO			
V3	PB4D	5		С		
T6	PB5A	5		T		
GND	GNDIO5	5				
VCCIO5	VCCIO5	5				
U4	PB5B	5		С		
P8	PB5C	5		T		
T7	PB5D	5		С		
V4	TDI	5	TDI			
R8	PB6A	5		T		
N9	PB6B	5		С		
U5	PB6C	5		T		
V5	PB6D	5		С		
U6	PB7A	5		T		
VCC	VCC	-				
V6	PB7B	5		С		
P9	PB7C	5		T		
T8	PB7D	5		С		
U7	PB8A	5		T		
V7	PB8B	5		С		
M10	VCCAUX	-				
U8	PB8C	5		T		
V8	PB8D	5		С		
VCCIO5	VCCIO5	5				
GND	GNDIO5	5				
Т9	PB8E	5		T		
U9	PB8F	5		С		
V9	PB9A	4		Т		



## LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)


LCMXO2280						
Ball Number	Ball Function	Bank	Dual Function	Differential		
A10	PT8E	0		Ţ		
VCCIO0	VCCIO0	0				
GND	GNDIO0	0				
A9	PT8D	0		С		
C9	PT8C	0		T		
B9	PT8B	0		С		
F9	VCCAUX	-				
A8	PT8A	0		T		
B8	PT7D	0		С		
C8	PT7C	0		Т		
VCC	VCC	-				
A7	PT7B	0		С		
B7	PT7A	0		Т		
A6	PT6A	0		Т		
B6	PT6B	0		С		
D8	PT6C	0		Т		
F8	PT6D	0		С		
C7	PT6E	0		Т		
E8	PT6F	0		С		
D7	PT5D	0		С		
VCCIO0	VCCIO0	0				
GND	GNDIO0	0				
E7	PT5C	0		Т		
A5	PT5B	0		С		
C6	PT5A	0		Т		
B5	PT4A	0		Т		
A4	PT4B	0		С		
D6	PT4C	0		Т		
F7	PT4D	0		С		
B4	PT4E	0		Т		
GND	GND	-				
C5	PT4F	0		С		
F6	PT3D	0		С		
E5	PT3C	0		Т		
E6	PT3B	0		С		
D5	PT3A	0		Т		
A3	PT2D	0		С		
C4	PT2C	0		T		
A2	PT2B	0		С		
B2	PT2A	0		Т		
VCCIO0	VCCIO0	0				
GND	GNDIO0	0				
E14	GND	-				



## MachXO Family Data Sheet Ordering Information

June 2013 Data Sheet DS1002

### **Part Number Description**



### **Ordering Information**

Note: MachXO devices are dual marked except the slowest commercial speed grade device.bFor example the commercial speed grade LCMXO640E-4F256C is also marked with industrial grade -3I grade.bThe slowest commercial speed grade does not have industrial markings.b The markings appears as follows:





## **Conventional Packaging**

#### Commercial

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256C-3T100C	256	1.8V/2.5V/3.3V	78	-3	TQFP	100	COM
LCMXO256C-4T100C	256	1.8V/2.5V/3.3V	78	-4	TQFP	100	COM
LCMXO256C-5T100C	256	1.8V/2.5V/3.3V	78	-5	TQFP	100	COM
LCMXO256C-3M100C	256	1.8V/2.5V/3.3V	78	-3	csBGA	100	COM
LCMXO256C-4M100C	256	1.8V/2.5V/3.3V	78	-4	csBGA	100	COM
LCMXO256C-5M100C	256	1.8V/2.5V/3.3V	78	-5	csBGA	100	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640C-3T100C	640	1.8V/2.5V/3.3V	74	-3	TQFP	100	COM
LCMXO640C-4T100C	640	1.8V/2.5V/3.3V	74	-4	TQFP	100	COM
LCMXO640C-5T100C	640	1.8V/2.5V/3.3V	74	-5	TQFP	100	COM
LCMXO640C-3M100C	640	1.8V/2.5V/3.3V	74	-3	csBGA	100	COM
LCMXO640C-4M100C	640	1.8V/2.5V/3.3V	74	-4	csBGA	100	COM
LCMXO640C-5M100C	640	1.8V/2.5V/3.3V	74	-5	csBGA	100	COM
LCMXO640C-3T144C	640	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO640C-4T144C	640	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO640C-5T144C	640	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO640C-3M132C	640	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO640C-4M132C	640	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO640C-5M132C	640	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO640C-3B256C	640	1.8V/2.5V/3.3V	159	-3	caBGA	256	COM
LCMXO640C-4B256C	640	1.8V/2.5V/3.3V	159	-4	caBGA	256	COM
LCMXO640C-5B256C	640	1.8V/2.5V/3.3V	159	-5	caBGA	256	COM
LCMXO640C-3FT256C	640	1.8V/2.5V/3.3V	159	-3	ftBGA	256	COM
LCMXO640C-4FT256C	640	1.8V/2.5V/3.3V	159	-4	ftBGA	256	COM
LCMXO640C-5FT256C	640	1.8V/2.5V/3.3V	159	-5	ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3T100C	1200	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMXO1200C-4T100C	1200	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMXO1200C-5T100C	1200	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMXO1200C-3T144C	1200	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO1200C-4T144C	1200	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO1200C-5T144C	1200	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO1200C-3M132C	1200	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO1200C-4M132C	1200	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO1200C-5M132C	1200	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO1200C-3B256C	1200	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMXO1200C-4B256C	1200	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMXO1200C-5B256C	1200	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMXO1200C-3FT256C	1200	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMXO1200C-4FT256C	1200	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMXO1200C-5FT256C	1200	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM





Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200E-3T100C	1200	1.2V	73	-3	TQFP	100	COM
LCMXO1200E-4T100C	1200	1.2V	73	-4	TQFP	100	COM
LCMXO1200E-5T100C	1200	1.2V	73	-5	TQFP	100	COM
LCMXO1200E-3T144C	1200	1.2V	113	-3	TQFP	144	COM
LCMXO1200E-4T144C	1200	1.2V	113	-4	TQFP	144	COM
LCMXO1200E-5T144C	1200	1.2V	113	-5	TQFP	144	COM
LCMXO1200E-3M132C	1200	1.2V	101	-3	csBGA	132	COM
LCMXO1200E-4M132C	1200	1.2V	101	-4	csBGA	132	COM
LCMXO1200E-5M132C	1200	1.2V	101	-5	csBGA	132	COM
LCMXO1200E-3B256C	1200	1.2V	211	-3	caBGA	256	COM
LCMXO1200E-4B256C	1200	1.2V	211	-4	caBGA	256	COM
LCMXO1200E-5B256C	1200	1.2V	211	-5	caBGA	256	COM
LCMXO1200E-3FT256C	1200	1.2V	211	-3	ftBGA	256	COM
LCMXO1200E-4FT256C	1200	1.2V	211	-4	ftBGA	256	COM
LCMXO1200E-5FT256C	1200	1.2V	211	-5	ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280E-3T100C	2280	1.2V	73	-3	TQFP	100	COM
LCMXO2280E-4T100C	2280	1.2V	73	-4	TQFP	100	COM
LCMXO2280E-5T100C	2280	1.2V	73	-5	TQFP	100	COM
LCMXO2280E-3T144C	2280	1.2V	113	-3	TQFP	144	COM
LCMXO2280E-4T144C	2280	1.2V	113	-4	TQFP	144	COM
LCMXO2280E-5T144C	2280	1.2V	113	-5	TQFP	144	COM
LCMXO2280E-3M132C	2280	1.2V	101	-3	csBGA	132	COM
LCMXO2280E-4M132C	2280	1.2V	101	-4	csBGA	132	COM
LCMXO2280E-5M132C	2280	1.2V	101	-5	csBGA	132	COM
LCMXO2280E-3B256C	2280	1.2V	211	-3	caBGA	256	COM
LCMXO2280E-4B256C	2280	1.2V	211	-4	caBGA	256	COM
LCMXO2280E-5B256C	2280	1.2V	211	-5	caBGA	256	COM
LCMXO2280E-3FT256C	2280	1.2V	211	-3	ftBGA	256	COM
LCMXO2280E-4FT256C	2280	1.2V	211	-4	ftBGA	256	COM
LCMXO2280E-5FT256C	2280	1.2V	211	-5	ftBGA	256	COM
LCMXO2280E-3FT324C	2280	1.2V	271	-3	ftBGA	324	COM
LCMXO2280E-4FT324C	2280	1.2V	271	-4	ftBGA	324	COM
LCMXO2280E-5FT324C	2280	1.2V	271	-5	ftBGA	324	COM



Date	Version	Section	Change Summary
April 2006 (cont.)	02.0 (cont.)	Architecture (cont.)	"Top View of the MachXO1200 Device" figure updated.
			"Top View of the MachXO640 Device" figure updated.
			"Top View of the MachXO256 Device" figure updated.
			"Slice Diagram" figure updated.
			Slice Signal Descriptions table updated.
			Routing section updated.
			sysCLOCK Phase Lockecd Loops (PLLs) section updated.
			PLL Diagram updated.
			PLL Signal Descriptions table updated.
			sysMEM Memory section has been updated.
			PIO Groups section has been updated.
			PIO section has been updated.
			MachXO PIO Block Diagram updated.
			Supported Input Standards table updated.
			MachXO Configuration and Programming diagram updated.
		DC and Switching Characteristics	Recommended Operating Conditions table - footnotes updated.
			MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.
			Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.
			DC Electrical Characteristics, footnotes have been updated.
			Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.
			Supply Current (Standby) table and associated footnotes updated.
			Intialization Supply Current table and footnotes updated.
			Programming and Erase Flash Supply Current table and associated footnotes have been updatd.
			Register-to-Register Performance table updated (rev. A 0.19).
			MachXO External Switching Characteristics updated (rev. A 0.19).
			MachXO Internal Timing Parameters updated (rev. A 0.19).
			MachXO Family Timing Adders updated (rev. A 0.19).
			sysCLOCK Timing updated (rev. A 0.19).
			MachXO "C" Sleep Mode Timing updated (A 0.19).
			JTAG Port Timing Specification updated (rev. A 0.19).
			Test Fixture Required Components table updated.
		Pinout Information	Signal Descriptions have been updated.
			Pin Information Summary has been updated. Footnote has been added.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connections have been updated (PCLKTx_x> PCLKx_x)
		Ordering Information	Removed "4W" references.
			Added 256-ftBGA Ordering Part Numbers for MachXO640.
May 2006	02.1	Pinout Information	Removed [LOC][0]_PLL_RST from Signal Description table.
			PCLK footnote has been added to all appropriate pins.
August 2006	02.2	Multiple	Removed 256 fpBGA information for MachXO640.