

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	150
Number of Logic Elements/Cells	1200
Total RAM Bits	9421
Number of I/O	211
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LFBGA, CSPBGA
Supplier Device Package	256-CABGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200e-3b256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MachXO Family Data Sheet Introduction

June 2013 Data Sheet DS1002

Features

■ Non-volatile, Infinitely Reconfigurable

- Instant-on powers up in microseconds
- Single chip, no external configuration memory required
- Excellent design security, no bit stream to intercept
- · Reconfigure SRAM based logic in milliseconds
- SRAM and non-volatile memory programmable through JTAG port
- Supports background programming of non-volatile memory

■ Sleep Mode

• Allows up to 100x static current reduction

■ TransFR[™] Reconfiguration (TFR)

• In-field logic update while system operates

■ High I/O to Logic Density

- 256 to 2280 LUT4s
- 73 to 271 I/Os with extensive package options
- Density migration supported
- Lead free/RoHS compliant packaging

Embedded and Distributed Memory

- Up to 27.6 Kbits sysMEM[™] Embedded Block RAM
- Up to 7.7 Kbits distributed RAM
- Dedicated FIFO control logic

■ Flexible I/O Buffer

- Programmable sysIO[™] buffer supports wide range of interfaces:
 - LVCMOS 3.3/2.5/1.8/1.5/1.2
 - LVTTL
 - PCI
 - LVDS, Bus-LVDS, LVPECL, RSDS

■ sysCLOCK[™] PLLs

- Up to two analog PLLs per device
- · Clock multiply, divide, and phase shifting

■ System Level Support

- IEEE Standard 1149.1 Boundary Scan
- Onboard oscillator
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply
- IEEE 1532 compliant in-system programming

Introduction


The MachXO is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.

Table 1-1. MachXO Family Selection Guide

Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V _{CC} Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
Packages	<u> </u>			
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271



Figure 2-6. Distributed Memory Primitives



ROM Mode: The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

PFU Modes of Operation

Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

Table 2-4. PFU Modes of Operation

Logic	Ripple	RAM	ROM
LUT 4x8 or MUX 2x1 x 8	2-bit Add x 4	SPR16x2 x 4 DPR16x2 x 2	ROM16x1 x 8
LUT 5x4 or MUX 4x1 x 4	2-bit Sub x 4	SPR16x4 x 2 DPR16x4 x 1	ROM16x2 x 4
LUT 6x 2 or MUX 8x1 x 2	2-bit Counter x 4	SPR16x8 x 1	ROM16x4 x 2
LUT 7x1 or MUX 16x1 x 1	2-bit Comp x 4		ROM16x8 x 1

Routing

There are many resources provided in the MachXO devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.



The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. **Write Through** a copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. **Read-Before-Write** when new data is being written, the old contents of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

FIFO Configuration

The FIFO has a write port with Data-in, CEW, WE and CLKW signals. There is a separate read port with Data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. The range of programming values for these flags are in Table 2-7.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name	Programming Range
Full (FF)	1 to (up to 2 ^N -1)
Almost Full (AF)	1 to Full-1
Almost Empty (AE)	1 to Full-1
Empty (EF)	0

N = Address bit width

The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-13.



of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The PCI clamp is enabled after V_{CC} , V_{CCAUX} , and V_{CCIO} are at valid operating levels and the device has been configured.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

2. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a differential driver per output pair. The referenced input buffer can also be configured as a differential input buffer. In these Banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} Banks are active with valid input logic levels to properly control the output logic states of all the I/O Banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-up to VCCIO. The I/O pins will maintain the blank configuration until VCC, VCCAUX and VCCIO have reached satisfactory levels at which time the I/Os will take on the user-configured settings.

The V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas the V_{CCIO} supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers should be powered up along with the FPGA core fabric. Therefore, V_{CCIO} supplies should be powered up before or together with the V_{CC} and V_{CCAUX} supplies

Supported Standards

The MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and LVPECL output emulation is supported on all devices. The MachXO1200 and MachXO2280 support on-chip LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS, BLVDS and LVPECL are supported on all Banks of MachXO1200 and MachXO2280 devices. PCI support is provided in the top Banks of the MachXO1200 and MachXO2280 devices. Table 2-8 summarizes the I/O characteristics of the devices in the MachXO family.

Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical documentation at the end of this data sheet.



Table 2-8. I/O Support Device by Device

	MachXO256	MachXO640	MachXO1200	MachXO2280
Number of I/O Banks	2	4	8	8
Type of Input Buffers	Single-ended (all I/O Banks)	Single-ended (all I/O Banks)	Single-ended (all I/O Banks)	Single-ended (all I/O Banks)
			Differential Receivers (all I/O Banks)	Differential Receivers (all I/O Banks)
Types of Output Buffers	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)
Types or Garpan Zamore			Differential buffers with true LVDS outputs (50% on left and right side)	Differential buffers with true LVDS outputs (50% on left and right side)
Differential Output Emulation Capability	All I/O Banks	All I/O Banks	All I/O Banks	All I/O Banks
PCI Support	No	No	Top side only	Top side only

Table 2-9. Supported Input Standards

		VC	CIO (Ty	p.)	
Input Standard	3.3V	2.5V	1.8V	1.5V	1.2V
Single Ended Interfaces					
LVTTL	Yes	Yes	Yes	Yes	Yes
LVCMOS33	Yes	Yes	Yes	Yes	Yes
LVCMOS25	Yes	Yes	Yes	Yes	Yes
LVCMOS18			Yes		
LVCMOS15				Yes	
LVCMOS12	Yes	Yes	Yes	Yes	Yes
PCI ¹	Yes				
Differential Interfaces	-				
BLVDS ² , LVDS ² , LVPECL ² , RSDS ²	Yes	Yes	Yes	Yes	Yes

^{1.} Top Banks of MachXO1200 and MachXO2280 devices only.

^{2.} MachXO1200 and MachXO2280 devices only.



the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The MachXO "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tristated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Table 2-11. Characteristics of Normal, Off and Sleep Modes

Characteristic	Normal	Off	Sleep
SLEEPN Pin	High	_	Low
Static Icc	Typical <10mA	0	Typical <100uA
I/O Leakage	<10μΑ	<1mA	<10μΑ
Power Supplies VCC/VCCIO/VCCAUX	Normal Range	0	Normal Range
Logic Operation	User Defined	Non Operational	Non operational
I/O Operation	User Defined	Tri-state	Tri-state
JTAG and Programming circuitry	Operational	Non-operational	Non-operational
EBR Contents and Registers	Maintained	Non-maintained	Non-maintained

SLEEPN Pin Characteristics

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

Configuration and Testing

The following section describes the configuration and testing features of the MachXO family of devices.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256: V_{CCIO1}; MachXO640: V_{CCIO2}; MachXO1200 and MachXO2280: V_{CCIO5}) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.



Initialization Supply Current^{1, 2, 3, 4}

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typ.⁵	Units
		LCMXO256C	13	mA
		LCMXO640C	17	mA
		LCMXO1200C	21	mA
	Core Power Supply	LCMXO2280C	23	mA
^I cc	Core Fower Supply	LCMXO256E	10	mA
		LCMXO640E	14	mA
		LCMXO1200E	18	mA
		LCMXO2280E	20	mA
		LCMXO256E/C	10	mA
I _{CCAUX}	Auxiliary Power Supply	LCMXO640E/C	13	mA
	$V_{CCAUX} = 3.3V$	LCMXO1200E/C	24	mA
		LCMXO2280E/C	25	mA
I _{CCIO}	Bank Power Supply ⁶	All devices	2	mA

- 1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
- 2. Assumes all I/O pins are held at V_{CCIO} or GND.
- 3. Frequency = 0MHz.
- 4. Typical user pattern.
- 5. $T_J = 25^{\circ}C$, power supplies at nominal voltage.
- 6. Per Bank, $V_{CCIO} = 2.5V$. Does not include pull-up/pull-down.

Programming and Erase Flash Supply Current^{1, 2, 3, 4}

Symbol	Parameter	Device	Typ.⁵	Units
		LCMXO256C	9	mA
		LCMXO640C	11	mA
		LCMXO1200C	16	mA
	Core Power Supply	LCMXO2280C	22	mA
Icc	Core Fower Supply	LCMXO256E	6	mA
		LCMXO640E	8	mA
		LCMXO1200E	12	mA
		LCMXO2280E	14	mA
		LCMXO256C/E	8	mA
ICCAUX	Auxiliary Power Supply	LCMXO640C/E	10	mA
	$V_{CCAUX} = 3.3V$	LCMXO1200/E	15	mA
		LCMXO2280C/E	16	mA
I _{CCIO}	Bank Power Supply ⁶	All devices	2	mA

- 1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
- 2. Assumes all I/O pins are held at V_{CCIO} or GND.
- 3. Typical user pattern.
- 4. JTAG programming is at 25MHz.
- 5. $T_J = 25$ °C, power supplies at nominal voltage.
- 6. Per Bank. V_{CCIO} = 2.5V. Does not include pull-up/pull-down.



Table 3-2. BLVDS DC Conditions¹

Over Recommended Operating Conditions

		Nominal		
Symbol	Description	Zo = 45	Zo = 90	Units
Z _{OUT}	Output impedance	100	100	Ohms
R _{TLEFT}	Left end termination	45	90	Ohms
R _{TRIGHT}	Right end termination	45	90	Ohms
V _{OH}	Output high voltage	1.375	1.48	V
V _{OL}	Output low voltage	1.125	1.02	V
V _{OD}	Output differential voltage	0.25	0.46	V
V _{CM}	Output common mode voltage	1.25	1.25	V
I _{DC}	DC output current	11.2	10.2	mA

^{1.} For input buffer, see LVDS table.

LVPECL

The MachXO family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL




Table 3-3. LVPECL DC Conditions1

Over Recommended Operating Conditions

Symbol	Description	Nominal	Units
Z _{OUT}	Output impedance	100	Ohms
R _P	Driver parallel resistor	150	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	2.03	V
V _{OL}	Output low voltage	1.27	V
V _{OD}	Output differential voltage	0.76	V
V _{CM}	Output common mode voltage	1.65	V
Z _{BACK}	Back impedance	85.7	Ohms
I _{DC}	DC output current	12.7	mA

^{1.} For input buffer, see LVDS table.



Typical Building Block Function Performance¹

Pin-to-Pin Performance (LVCMOS25 12mA Drive)

Function	-5 Timing	Units
Basic Functions		
16-bit decoder	6.7	ns
4:1 MUX	4.5	ns
16:1 MUX	5.1	ns

Register-to-Register Performance

Function	-5 Timing	Units
Basic Functions		
16:1 MUX	487	MHz
16-bit adder	292	MHz
16-bit counter	388	MHz
64-bit counter	200	MHz
Embedded Memory Functions (1200 a	nd 2280 Devices Only)	
256x36 Single Port RAM	284	MHz
512x18 True-Dual Port RAM	284	MHz
Distributed Memory Functions		
16x2 Single Port RAM	434	MHz
64x2 Single Port RAM	320	MHz
128x4 Single Port RAM	261	MHz
32x2 Pseudo-Dual Port RAM	314	MHz
64x4 Pseudo-Dual Port RAM	271	MHz

The above timing numbers are generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
 Rev. A 0.19

Derating Logic Timing

Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst case numbers in the operating range. Actual delays may be much faster. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.



LCMXO256 and LCMXO640 Logic Signal Connections: 100 csBGA (Cont.)

		LCMXO256			LCMXO640						
Ball Number	Ball Function	Bank	Dual Function	Differen- tial	Ball Number	Ball Function	Bank	Dual Function	Differen- tial		
A4	GNDIO0	0			A4	GNDIO0	0				
B4	PT3A	0		Т	B4	PT3B	0		С		
A3	PT2F	0		С	A3	PT3A	0		T		
B3	PT2E	0		Т	B3	PT2F	0		С		
A2	PT2D	0		С	A2	PT2E	0		T		
C3	PT2C	0		Т	C3	PT2B	0		С		
A1	PT2B	0		С	A1	PT2C	0				
B2	PT2A	0		Т	B2	PT2A	0		T		
N9	GND	-			N9	GND	-				
B9	GND	-			B9	GND	-				
B5	VCCIO0	0			B5	VCCIO0	0				
A14	VCCIO0	0			A14	VCCIO1	1				
H14	VCCIO0	0			H14	VCCIO1	1				
P10	VCCIO1	1			P10	VCCIO2	2				
G1	VCCIO1	1			G1	VCCIO3	3				
P1	VCCIO1	1			P1	VCCIO3	3				

^{*}NC for "E" devices.

^{**}Primary clock inputs are single-ended.



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 132 csBGA (Cont.)

			LCMX	(O640				LC	MXO1200		LCMXO2280				
MO	Rall #		Rank		Differential	Rall #		Bank		Differential	Rall #		Bank		Differential
NO				Tunction					runction					runction	
PIO PBFF 2															
NTI GNDIOC 2															
PHI															
MIT PBBD 2					Т					Т					Т
P12															
P13										-					-
NI2" SLEEPN - SLEEPN NI2" SLEEPN - SLEEPN										Т					Т
P14				SLEEPN	-				SLEEPN					SLEEPN	
M14	P14		2			P14	PB11D	4		С	P14		4		С
M14	N14	PR11D			С	N14	PR16B	3		С	N14		3		С
N13															
M12															
Mil															
L14															
L13 GNDIO1 1															
K14															
Kii3 PR8C					С					C*					C*
K12															
113							PR11B								
112 PR7C 1															
H14															
H13					С										
H12															
G13															
G14										C*					
G12															
F13															
F13	F14	PR5D	1		С	F14	PR6C	2			F14	PR8C	2		
F12 PR4D 1 C F12 PR6A 2 T* F12 PR8A 2 T* E13 PR4C 1 T E13 PR5B 2 C* E13 PR7B 2 C* E14 PR4B 1 E14 PR5A 2 T* E14 PR7A 2 T* D13 GNDIO1 1 D13 GNDIO2 2 D13 GNDIO2 2 D14 PR3D 1 C D14 PR4B 2 C* D14 PR5B 2 C* D12 PR3C 1 T D12 PR4A 2 T* D12 PR5A 2 T* C14 PR2D 1 C C14 PR3D 2 C C14 PR4D 2 C* B14 PR2C 1 T B14 PR2B 2 C C B14 PR3B 2 C* <td>F13</td> <td>PR5C</td> <td>1</td> <td></td> <td></td> <td>F13</td> <td>PR6B</td> <td>2</td> <td></td> <td>C*</td> <td>F13</td> <td></td> <td>2</td> <td></td> <td>C*</td>	F13	PR5C	1			F13	PR6B	2		C*	F13		2		C*
E13 PR4C 1 T E13 PR5B 2 C° E13 PR7B 2 C° E14 PR4B 1 E14 PR5A 2 T° E14 PR7A 2 T° D13 GNDIO1 1 D13 GNDIO2 2 D13 GNDIO2 2 D14 PR3D 1 C D14 PR4B 2 C° D14 PR5B 2 C° D12 PR3C 1 T D12 PR4A 2 T° D12 PR5A 2 T° C14 PR2D 1 C C14 PR3D 2 C C14 PR4D 2 C° B14 PR2D 1 C C14 PR3D 2 C C14 PR4D 2 C° C13 PR2C 1 T B14 PR2B 2 C C B14 PR3B 2 C° <td></td>															
E14 PR4B 1 E14 PR5A 2 T* E14 PR7A 2 T* D13 GNDIO1 1 D13 GNDIO2 2 D13 GNDIO2 2 D14 PR3D 1 C D14 PR4B 2 C* D14 PR5B 2 C* D12 PR3C 1 T D12 PR4A 2 T* D12 PR5A 2 T* C14 PR2D 1 C C14 PR3D 2 C C14 PR4D 2 C* C13 PR2D 1 C C14 PR3D 2 C B14 PR4D 2 C B14 PR2C 1 T B14 PR2B 2 C B14 PR3B 2 C* C13 PR2B 1 C C13 PR3C 2 T C13 PR4C 2 T	E13	PR4C				E13				C*	E13				C*
D13 GNDIO1 1 D13 GNDIO2 2 D14 PR3D 2 C* D14 PR5B 2 C* D14 PR5B 2 C* C* C* C* D14 PR5B 2 C* T* C* C* T* T* D* C*										T*	E14				T*
D12 PR3C 1 T D12 PR4A 2 T* D12 PR5A 2 T* C14 PR2D 1 C C14 PR3D 2 C C14 PR4D 2 C B14 PR2C 1 T B14 PR2B 2 C B14 PR3B 2 C* C13 PR2B 1 C C13 PR3C 2 T C13 PR4C 2 T A14 PR2A 1 T A14 PR3A 2 T* C13 PR4C 2 T A14 PR2A 1 T A14 PR3C 2 T T A14 PR3A 2 T* A13 PT9F 0 C C A13 PT1D 1 C A12 PT16B 1 C A12 PT9E 0 T A12 PT1B 1 T<						D13					D13				
D12 PR3C 1 T D12 PR4A 2 T* D12 PR5A 2 T* C14 PR2D 1 C C14 PR3D 2 C C14 PR4D 2 C B14 PR2C 1 T B14 PR2B 2 C B14 PR3B 2 C* C13 PR2B 1 C C13 PR3C 2 T C13 PR4C 2 T A14 PR2A 1 T A14 PR3A 2 T* C13 PR4C 2 T A14 PR2A 1 T A14 PR3C 2 T T A14 PR3A 2 T* A13 PT9F 0 C C A13 PT1D 1 C A12 PT16B 1 C A12 PT9E 0 T A12 PT1B 1 T<					С					C*					C*
C14 PR2D 1 C C14 PR3D 2 C C14 PR4D 2 C B14 PR2C 1 T B14 PR2B 2 C B14 PR3B 2 C* C13 PR2B 1 C C13 PR3C 2 T C13 PR4C 2 T A14 PR2A 1 T A14 PR2A 2 T A14 PR3A 2 T* A13 PT9F 0 C A13 PT1D 1 C A13 PT16D 1 C A12 PT9E 0 T A12 PT11B 1 C A12 PT16B 1 C B13 PT9D 0 C B13 PT11C 1 T B13 PT16C 1 T B12 PT9B 0 C C12 PT11A 1 T C12 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>															
B14 PR2C 1 T B14 PR2B 2 C B14 PR3B 2 C* C13 PR2B 1 C C13 PR3C 2 T C13 PR4C 2 T A14 PR2A 1 T A14 PR2A 2 T A14 PR3A 2 T* A13 PT9F 0 C A13 PT1D 1 C A13 PT16D 1 C A12 PT9E 0 T A12 PT11B 1 C A12 PT16B 1 C B13 PT9D 0 C B13 PT11C 1 T B13 PT16C 1 T B12 PT9C 0 T B12 PT10F 1 B12 PT15D 1 C12 PT9B 0 C C12 PT11A 1 T C12 PT16A 1	C14		1		С	C14	PR3D	2		С	C14		2		С
A14 PR2A 1 T A14 PR2A 2 T A14 PR3A 2 T* A13 PT9F 0 C A13 PT11D 1 C A13 PT16D 1 C A12 PT9E 0 T A12 PT11B 1 C A12 PT16B 1 C B13 PT9D 0 C B13 PT11C 1 T B13 PT16C 1 T B12 PT9C 0 T B12 PT10F 1 B12 PT15D 1 C12 PT9B 0 C C12 PT11A 1 T C12 PT16A 1 T A11 PT9A 0 T A11 PT10D 1 C A11 PT14B 1 T A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1 A10 G	B14	PR2C	1		Т	B14	PR2B	2		С	B14	PR3B	2		C*
A13 PT9F 0 C A13 PT11D 1 C A13 PT16D 1 C A12 PT9E 0 T A12 PT11B 1 C A12 PT16B 1 C B13 PT9D 0 C B13 PT11C 1 T B13 PT16C 1 T B12 PT9C 0 T B12 PT10F 1 B12 PT15D 1 C12 PT9B 0 C C12 PT11A 1 T C12 PT16A 1 T A11 PT9A 0 T A11 PT10D 1 C A11 PT14B 1 T C11 PT8C 0 C C11 PT10C 1 T C11 PT14A 1 T A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1	C13	PR2B	1		С	C13	PR3C	2		Т	C13	PR4C	2		Т
A12 PT9E 0 T A12 PT11B 1 C A12 PT16B 1 C B13 PT9D 0 C B13 PT11C 1 T B13 PT16C 1 T B12 PT9C 0 T B12 PT10F 1 B12 PT15D 1 C12 PT9B 0 C C12 PT11A 1 T C12 PT16A 1 T A11 PT9A 0 T A11 PT10D 1 C A11 PT14B 1 C C11 PT8C 0 C11 PT10C 1 T C11 PT14A 1 T A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1															
A12 PT9E 0 T A12 PT11B 1 C A12 PT16B 1 C B13 PT9D 0 C B13 PT11C 1 T B13 PT16C 1 T B12 PT9C 0 T B12 PT10F 1 B12 PT15D 1 C12 PT9B 0 C C12 PT11A 1 T C12 PT16A 1 T A11 PT9A 0 T A11 PT10D 1 C A11 PT14B 1 C C11 PT8C 0 C C11 PT10C 1 T C11 PT14A 1 T A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1	A13	PT9F	0		С	A13	PT11D	1		С	A13	PT16D	1		С
B13 PT9D 0 C B13 PT11C 1 T B13 PT16C 1 T B12 PT9C 0 T B12 PT10F 1 B12 PT15D 1 C12 PT9B 0 C C12 PT11A 1 T C12 PT16A 1 T A11 PT9A 0 T A11 PT10D 1 C A11 PT14B 1 C C11 PT8C 0 C11 PT10C 1 T C11 PT14A 1 T A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1		PT9E	0			A12		1			A12		1		С
B12 PT9C 0 T B12 PT10F 1 B12 PT15D 1 C12 PT9B 0 C C12 PT11A 1 T C12 PT16A 1 T A11 PT9A 0 T A11 PT10D 1 C A11 PT14B 1 C C11 PT8C 0 C11 PT10C 1 T C11 PT14A 1 T A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1															
C12 PT9B 0 C C12 PT11A 1 T C12 PT16A 1 T A11 PT9A 0 T A11 PT10D 1 C A11 PT14B 1 C C11 PT8C 0 C11 PT10C 1 T C11 PT14A 1 T A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1	B12	PT9C	0			B12	PT10F	1			B12		1		
A11 PT9A 0 T A11 PT10D 1 C A11 PT14B 1 C C11 PT8C 0 C11 PT10C 1 T C11 PT14A 1 T A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1	C12	PT9B	0			C12	PT11A			Т	C12				Т
C11 PT8C 0 C11 PT10C 1 T C11 PT14A 1 T A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1							PT10D								
A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1	C11	PT8C	0			C11	PT10C	1			C11	PT14A	1		Т
					С					С					С
C10 PT7E 0 T C10 PT9E 1 T C10 PT12E 1 T	C10	PT7E	0			C10	PT9E	1		Т	C10	PT12E	1		Т



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 132 csBGA (Cont.)

		LCMX	KO640				LC	MXO1200				LC	MXO2280	
Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential
B9	PT7B	0		С	В9	PT9B	1		С	B9	PT12D	1		С
A9	PT7A	0		Т	A9	PT9A	1		Т	A9	PT12C	1		Т
A8	PT6B	0	PCLK0_1***	С	A8	PT7D	1	PCLK1_1***		A8	PT10B	1	PCLK1_1***	
B8	PT6A	0		Т	B8	PT7B	1			B8	PT9D	1		
C8	PT5B	0	PCLK0_0***	С	C8	PT6F	0	PCLK1_0***		C8	PT9B	1	PCLK1_0***	
B7	PT5A	0		Т	В7	PT6D	0			B7	PT8D	0		
A7	VCCAUX	-			A7	VCCAUX	-			A7	VCCAUX	-		
C7	VCC	-			C7	VCC	-			C7	VCC	-		
A6	PT4D	0		С	A6	PT5D	0		С	A6	PT7B	0		С
B6	PT4C	0		Т	В6	PT5C	0		Т	B6	PT7A	0		Т
C6	PT3F	0		С	C6	PT5B	0		С	C6	PT6D	0		
B5	PT3E	0		Т	B5	PT5A	0		T	B5	PT6E	0		Т
A5	PT3D	0			A5	PT4B	0			A5	PT6F	0		С
B4	GNDIO0	0			B4	GNDIO0	0			B4	GNDIO0	0		
A4	PT3B	0			A4	PT3D	0		С	A4	PT4B	0		С
C4	PT2F	0			C4	PT3C	0		Т	C4	PT4A	0		Т
A3	PT2D	0		С	A3	PT3B	0		С	А3	PT3B	0		С
A2	PT2C	0		Т	A2	PT2B	0		С	A2	PT2B	0		С
В3	PT2B	0		С	В3	PT3A	0		Т	В3	PT3A	0		Т
A1	PT2A	0		Т	A1	PT2A	0		Т	A1	PT2A	0		Т
F1	GND	-			F1	GND	-			F1	GND	-		
P9	GND	-			P9	GND	-			P9	GND	-		
J14	GND	-			J14	GND	-			J14	GND	-		
C9	GND	-			C9	GND	-			C9	GND	-		
C5	VCCIO0	0			C5	VCCIO0	0			C5	VCCIO0	0		
B11	VCCIO0	0			B11	VCCIO1	1			B11	VCCIO1	1		
E12	VCCIO1	1			E12	VCCIO2	2			E12	VCCIO2	2		
L12	VCCIO1	1			L12	VCCIO3	3			L12	VCCIO3	3		
M10	VCCIO2	2			M10	VCCIO4	4			M10	VCCIO4	4		
N2	VCCIO2	2			N2	VCCIO5	5			N2	VCCIO5	5		
D2	VCCIO3	3			D2	VCCIO7	7			D2	VCCIO7	7		
K3	VCCIO3	3			КЗ	VCCIO6	6			K3	VCCIO6	6		

^{*}Supports true LVDS outputs.
**NC for "E" devices.
***Primary clock inputs arer single-ended.



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA

		LCMX	O640				LCN	IXO1200		LCMXO2280				
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
GND	GNDIO3	3			GND	GNDI07	7			GND	GNDI07	7		
VCCIO3	VCCIO3	3			VCCIO7	VCCIO7	7			VCCI07	VCCIO7	7		
E4	NC				E4	PL2A	7		Т	E4	PL2A	7	LUM0_PLLT_FB_A	Т
E5	NC				E5	PL2B	7		С	E5	PL2B	7	LUM0_PLLC_FB_A	С
F5	NC				F5	PL3A	7		T*	F5	PL3A	7		T*
F6	NC				F6	PL3B	7		C*	F6	PL3B	7		C*
F3	PL3A	3		Т	F3	PL3C	7		Т	F3	PL3C	7	LUM0_PLLT_IN_A	Т
F4	PL3B	3		C	F4	PL3D	7		C	F4	PL3D	7	LUM0_PLLC_IN_A	C
E3	PL2C	3		Т	E3	PL4A	7		T*	E3	PL4A	7		T*
E2	PL2D	3		С	E2	PL4B	7		C*	E2	PL4B	7		C*
C3	NC				C3	PL4C	7		Т	C3	PL4C	7		T
C2	NC DLOA	0		_	C2	PL4D	7		C	C2	PL4D	7		C
B1	PL2A	3		T	B1	PL5A	7		T*	B1	PL5A	7		T*
C1	PL2B	3		С	C1	PL5B	7		C*	C1	PL5B	7		C*
VCCIO3	VCCIO3	3			VCCIO7	VCCIO7				VCCIO7	VCCIO7	7		
GND	GNDIO3	3		_	GND	GNDIO7 PL5C	7		Т	GND	GNDIO7 PL6C	7		Т
D2	PL3C	3		T C	D2	PL5C PL5D	7		C	D2 D1	PL6C PL6D	7		C
D1	PL3D				D1				T*					T*
F2 G2	PL5A PL5B	3	GSRN	T C	F2 G2	PL6A PL6B	7	GSRN	C*	F2 G2	PL7A PL7B	7	GSRN	C*
E1	PL4A	3	GONN	Т	E1	PL6C	7	GONN	Т	G2 E1	PL7C	7	GONN	Т
F1	PL4B	3		С	F1	PL6D	7		С	F1	PL7D	7		С
G4	NC	3		C	G4	PL7A	7		T*	G4	PL8A	7		T*
G5	NC				G5	PL7B	7		C*	G5	PL8B	7		C*
GND	GND	-			GND	GND	-			GND	GND	-		-
G3	PL4C	3		Т	G3	PL7C	7		Т	G3	PL8C	7		Т
H3	PL4D	3		С	H3	PL7D	7		С	H3	PL8D	7		С
H4	NC NC	0			H4	PL8A	7		T*	H4	PL9A	7		T*
H5	NC				H5	PL8B	7		C*	H5	PL9B	7		C*
-	-				VCCIO7	VCCIO7	7			VCCIO7	VCCIO7	7		
_	_				GND	GNDIO7	7			GND	GNDIO7	7		
G1	PL5C	3		Т	G1	PL8C	7		Т	G1	PL10C	7		Т
H1	PL5D	3		C	H1	PL8D	7		C	H1	PL10D	7		C
H2	PL6A	3		Т	H2	PL9A	6		T*	H2	PL11A	6		T*
J2	PL6B	3		С	J2	PL9B	6		C*	J2	PL11B	6		C*
J3	PL7C	3		Т	J3	PL9C	6		Т	J3	PL11C	6		Т
K3	PL7D	3		С	K3	PL9D	6		С	K3	PL11D	6		С
J1	PL6C	3		Т	J1	PL10A	6		T*	J1	PL12A	6		T*
-	-				VCCIO6	VCCIO6	6			VCCIO6	VCCIO6	6		
-	-				GND	GNDIO6	6			GND	GNDIO6	6		
K1	PL6D	3		С	K1	PL10B	6		C*	K1	PL12B	6		C*
K2	PL9A	3		Т	K2	PL10C	6		Т	K2	PL12C	6		Т
L2	PL9B	3		С	L2	PL10D	6		С	L2	PL12D	6		С
L1	PL7A	3		Т	L1	PL11A	6		T*	L1	PL13A	6		T*
M1	PL7B	3		С	M1	PL11B	6		C*	M1	PL13B	6		C*
P1	PL8D	3		С	P1	PL11D	6		С	P1	PL14D	6		С
N1	PL8C	3	TSALL	Т	N1	PL11C	6	TSALL	Т	N1	PL14C	6	TSALL	Т
L3	PL10A	3		Т	L3	PL12A	6		T*	L3	PL15A	6		T*
МЗ	PL10B	3		С	МЗ	PL12B	6		C*	МЗ	PL15B	6		C*
M2	PL9C	3		Т	M2	PL12C	6		Т	M2	PL15C	6		Т
N2	PL9D	3		С	N2	PL12D	6		С	N2	PL15D	6		С
VCCIO3	VCCIO3	3			VCCIO6	VCCIO6	6			VCCIO6	VCCIO6	6		
GND	GNDIO3	3			GND	GNDIO6	6			GND	GNDIO6	6		



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280											
Ball Number	Ball Function	Bank	Dual Function	Differential							
T2	PL20B	6		С							
P6	TMS	5	TMS								
V1	PB2A	5		Т							
U2	PB2B	5		С							
T3	PB2C	5		Т							
N7	TCK	5	TCK								
R4	PB2D	5		С							
R5	PB3A	5		Т							
T4	PB3B	5		С							
VCC	VCC	-									
R6	PB3C	5		Т							
P7	PB3D	5		С							
U3	PB4A	5		Т							
T5	PB4B	5		С							
V2	PB4C	5		Т							
N8	TDO	5	TDO								
V3	PB4D	5		С							
T6	PB5A	5		Т							
GND	GNDIO5	5									
VCCIO5	VCCIO5	5									
U4	PB5B	5		С							
P8	PB5C	5		Т							
T7	PB5D	5		С							
V4	TDI	5	TDI								
R8	PB6A	5		Т							
N9	PB6B	5		С							
U5	PB6C	5		Т							
V5	PB6D	5		С							
U6	PB7A	5		Т							
VCC	VCC	-									
V6	PB7B	5		С							
P9	PB7C	5		T							
T8	PB7D	5		С							
U7	PB8A	5		T							
V7	PB8B	5		С							
M10	VCCAUX	-									
U8	PB8C	5		T							
V8	PB8D	5		C							
VCCIO5	VCCIO5	5		-							
GND	GNDIO5	5									
T9	PB8E	5		T							
U9	PB8F	5		C							
V9	PB9A	4		T							



Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:

- Thermal Management document
- TN1090 Power Estimation and Management for MachXO Devices
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from www.latticesemi.com/software



Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3T100C	2280	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMXO2280C-4T100C	2280	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMXO2280C-5T100C	2280	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMXO2280C-3T144C	2280	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO2280C-4T144C	2280	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO2280C-5T144C	2280	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO2280C-3M132C	2280	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO2280C-4M132C	2280	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO2280C-5M132C	2280	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO2280C-3B256C	2280	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMXO2280C-4B256C	2280	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMXO2280C-5B256C	2280	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMXO2280C-3FT256C	2280	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMXO2280C-4FT256C	2280	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMXO2280C-5FT256C	2280	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM
LCMXO2280C-3FT324C	2280	1.8V/2.5V/3.3V	271	-3	ftBGA	324	COM
LCMXO2280C-4FT324C	2280	1.8V/2.5V/3.3V	271	-4	ftBGA	324	COM
LCMXO2280C-5FT324C	2280	1.8V/2.5V/3.3V	271	-5	ftBGA	324	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256E-3T100C	256	1.2V	78	-3	TQFP	100	COM
LCMXO256E-4T100C	256	1.2V	78	-4	TQFP	100	COM
LCMXO256E-5T100C	256	1.2V	78	-5	TQFP	100	COM
LCMXO256E-3M100C	256	1.2V	78	-3	csBGA	100	COM
LCMXO256E-4M100C	256	1.2V	78	-4	csBGA	100	COM
LCMXO256E-5M100C	256	1.2V	78	-5	csBGA	100	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640E-3T100C	640	1.2V	74	-3	TQFP	100	COM
LCMXO640E-4T100C	640	1.2V	74	-4	TQFP	100	COM
LCMXO640E-5T100C	640	1.2V	74	-5	TQFP	100	COM
LCMXO640E-3M100C	640	1.2V	74	-3	csBGA	100	COM
LCMXO640E-4M100C	640	1.2V	74	-4	csBGA	100	COM
LCMXO640E-5M100C	640	1.2V	74	-5	csBGA	100	COM
LCMXO640E-3T144C	640	1.2V	113	-3	TQFP	144	COM
LCMXO640E-4T144C	640	1.2V	113	-4	TQFP	144	COM
LCMXO640E-5T144C	640	1.2V	113	-5	TQFP	144	COM
LCMXO640E-3M132C	640	1.2V	101	-3	csBGA	132	COM
LCMXO640E-4M132C	640	1.2V	101	-4	csBGA	132	COM
LCMXO640E-5M132C	640	1.2V	101	-5	csBGA	132	COM
LCMXO640E-3B256C	640	1.2V	159	-3	caBGA	256	COM
LCMXO640E-4B256C	640	1.2V	159	-4	caBGA	256	COM
LCMXO640E-5B256C	640	1.2V	159	-5	caBGA	256	COM
LCMXO640E-3FT256C	640	1.2V	159	-3	ftBGA	256	COM
LCMXO640E-4FT256C	640	1.2V	159	-4	ftBGA	256	COM
LCMXO640E-5FT256C	640	1.2V	159	-5	ftBGA	256	COM



Conventional Packaging

Industrial

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256C-3T100I	256	1.8V/2.5V/3.3V	78	-3	TQFP	100	IND
LCMXO256C-4T100I	256	1.8V/2.5V/3.3V	78	-4	TQFP	100	IND
LCMXO256C-3M100I	256	1.8V/2.5V/3.3V	78	-3	csBGA	100	IND
LCMXO256C-4M100I	256	1.8V/2.5V/3.3V	78	-4	csBGA	100	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640C-3T100I	640	1.8V/2.5V/3.3V	74	-3	TQFP	100	IND
LCMXO640C-4T100I	640	1.8V/2.5V/3.3V	74	-4	TQFP	100	IND
LCMXO640C-3M100I	640	1.8V/2.5V/3.3V	74	-3	csBGA	100	IND
LCMXO640C-4M100I	640	1.8V/2.5V/3.3V	74	-4	csBGA	100	IND
LCMXO640C-3T144I	640	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO640C-4T144I	640	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO640C-3M132I	640	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO640C-4M132I	640	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO640C-3B256I	640	1.8V/2.5V/3.3V	159	-3	caBGA	256	IND
LCMXO640C-4B256I	640	1.8V/2.5V/3.3V	159	-4	caBGA	256	IND
LCMXO640C-3FT256I	640	1.8V/2.5V/3.3V	159	-3	ftBGA	256	IND
LCMXO640C-4FT256I	640	1.8V/2.5V/3.3V	159	-4	ftBGA	256	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3T100I	1200	1.8V/2.5V/3.3V	73	-3	TQFP	100	IND
LCMXO1200C-4T100I	1200	1.8V/2.5V/3.3V	73	-4	TQFP	100	IND
LCMXO1200C-3T144I	1200	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO1200C-4T144I	1200	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO1200C-3M132I	1200	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO1200C-4M132I	1200	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO1200C-3B256I	1200	1.8V/2.5V/3.3V	211	-3	caBGA	256	IND
LCMXO1200C-4B256I	1200	1.8V/2.5V/3.3V	211	-4	caBGA	256	IND
LCMXO1200C-3FT256I	1200	1.8V/2.5V/3.3V	211	-3	ftBGA	256	IND
LCMXO1200C-4FT256I	1200	1.8V/2.5V/3.3V	211	-4	ftBGA	256	IND

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3T100I	2280	1.8V/2.5V/3.3V	73	-3	TQFP	100	IND
LCMXO2280C-4T100I	2280	1.8V/2.5V/3.3V	73	-4	TQFP	100	IND
LCMXO2280C-3T144I	2280	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO2280C-4T144I	2280	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO2280C-3M132I	2280	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO2280C-4M132I	2280	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO2280C-3B256I	2280	1.8V/2.5V/3.3V	211	-3	caBGA	256	IND
LCMXO2280C-4B256I	2280	1.8V/2.5V/3.3V	211	-4	caBGA	256	IND
LCMXO2280C-3FT256I	2280	1.8V/2.5V/3.3V	211	-3	ftBGA	256	IND
LCMXO2280C-4FT256I	2280	1.8V/2.5V/3.3V	211	-4	ftBGA	256	IND
LCMXO2280C-3FT324I	2280	1.8V/2.5V/3.3V	271	-3	ftBGA	324	IND
LCMXO2280C-4FT324I	2280	1.8V/2.5V/3.3V	271	-4	ftBGA	324	IND





Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200E-3TN100C	1200	1.2V	73	-3	Lead-Free TQFP	100	COM
LCMXO1200E-4TN100C	1200	1.2V	73	-4	Lead-Free TQFP	100	COM
LCMXO1200E-5TN100C	1200	1.2V	73	-5	Lead-Free TQFP	100	COM
LCMXO1200E-3TN144C	1200	1.2V	113	-3	Lead-Free TQFP	144	COM
LCMXO1200E-4TN144C	1200	1.2V	113	-4	Lead-Free TQFP	144	COM
LCMXO1200E-5TN144C	1200	1.2V	113	-5	Lead-Free TQFP	144	COM
LCMXO1200E-3MN132C	1200	1.2V	101	-3	Lead-Free csBGA	132	COM
LCMXO1200E-4MN132C	1200	1.2V	101	-4	Lead-Free csBGA	132	COM
LCMXO1200E-5MN132C	1200	1.2V	101	-5	Lead-Free csBGA	132	COM
LCMXO1200E-3BN256C	1200	1.2V	211	-3	Lead-Free caBGA	256	COM
LCMXO1200E-4BN256C	1200	1.2V	211	-4	Lead-Free caBGA	256	COM
LCMXO1200E-5BN256C	1200	1.2V	211	-5	Lead-Free caBGA	256	COM
LCMXO1200E-3FTN256C	1200	1.2V	211	-3	Lead-Free ftBGA	256	COM
LCMXO1200E-4FTN256C	1200	1.2V	211	-4	Lead-Free ftBGA	256	COM
LCMXO1200E-5FTN256C	1200	1.2V	211	-5	Lead-Free ftBGA	256	СОМ

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280E-3TN100C	2280	1.2V	73	-3	Lead-Free TQFP	100	COM
LCMXO2280E-4TN100C	2280	1.2V	73	-4	Lead-Free TQFP	100	COM
LCMXO2280E-5TN100C	2280	1.2V	73	-5	Lead-Free TQFP	100	COM
LCMXO2280E-3TN144C	2280	1.2V	113	-3	Lead-Free TQFP	144	COM
LCMXO2280E-4TN144C	2280	1.2V	113	-4	Lead-Free TQFP	144	COM
LCMXO2280E-5TN144C	2280	1.2V	113	-5	Lead-Free TQFP	144	COM
LCMXO2280E-3MN132C	2280	1.2V	101	-3	Lead-Free csBGA	132	COM
LCMXO2280E-4MN132C	2280	1.2V	101	-4	Lead-Free csBGA	132	COM
LCMXO2280E-5MN132C	2280	1.2V	101	-5	Lead-Free csBGA	132	COM
LCMXO2280E-3BN256C	2280	1.2V	211	-3	Lead-Free caBGA	256	COM
LCMXO2280E-4BN256C	2280	1.2V	211	-4	Lead-Free caBGA	256	COM
LCMXO2280E-5BN256C	2280	1.2V	211	-5	Lead-Free caBGA	256	COM
LCMXO2280E-3FTN256C	2280	1.2V	211	-3	Lead-Free ftBGA	256	COM
LCMXO2280E-4FTN256C	2280	1.2V	211	-4	Lead-Free ftBGA	256	COM
LCMXO2280E-5FTN256C	2280	1.2V	211	-5	Lead-Free ftBGA	256	COM
LCMXO2280E-3FTN324C	2280	1.2V	271	-3	Lead-Free ftBGA	324	COM
LCMXO2280E-4FTN324C	2280	1.2V	271	-4	Lead-Free ftBGA	324	COM
LCMXO2280E-5FTN324C	2280	1.2V	271	-5	Lead-Free ftBGA	324	COM



MachXO Family Data Sheet Supplemental Information

June 2013 Data Sheet DS1002

For Further Information

A variety of technical notes for the MachXO family are available on the Lattice web site.

- TN1091, MachXO sysIO Usage Guide
- TN1089, MachXO sysCLOCK Design and Usage Guide
- TN1092, Memory Usage Guide for MachXO Devices
- TN1090, Power Estimation and Management for MachXO Devices
- TN1086, MachXO JTAG Programming and Configuration User's Guide
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- TN1097, MachXO Density Migration
- AN8066, Boundary Scan Testability with Lattice sysIO Capability

For further information on interface standards refer to the following web sites:

- JEDEC Standards (LVTTL, LVCMOS): www.jedec.org
- PCI: www.pcisig.com



Date	Version	Section	Change Summary
November 2006	02.3	DC and Switching Characteristics	Corrections to MachXO "C" Sleep Mode Timing table - value for t _{WSLEEPN} (400ns) changed from max. to min. Value for t _{WAWAKE} (100ns) changed from min. to max.
			Added Flash Download Time table.
December 2006	02.4	Architecture	EBR Asynchronous Reset section added.
		Pinout Information	Power Supply and NC table: Pin/Ball orientation footnotes added.
February 2007	02.5	Architecture	Updated EBR Asynchronous Reset section.
August 2007	02.6	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics table.
November 2007	02.7	DC and Switching Characteristics	Added JTAG Port Timing Waveforms diagram.
	Pinout Information	Added Thermal Management text section.	
		Supplemental Information	Updated title list.
June 2009	02.8	Introduction	Added 0.8-mm 256-pin caBGA package to MachXO Family Selection Guide table.
		Pinout Information	Added Logic Signal Connections table for 0.8-mm 256-pin caBGA package.
		Ordering Information	Updated Part Number Description diagram and Ordering Part Number tables with 0.8-mm 256-pin caBGA package information.
July 2010	02.9	DC and Switching Characteristics	Updated sysCLOCK PLL Timing table.
June 2013	03.0	All	Updated document with new corporate logo.
		Architecture	Architecture Overview – Added information on the state of the register on power up and after configuration.
		DC and Switching Characteristics	MachXO1200 and MachXO2280 Hot Socketing Specifications table – Removed footnote 4.
			Added MachXO Programming/Erase Specifications table.