

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	150
Number of Logic Elements/Cells	1200
Total RAM Bits	9421
Number of I/O	113
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200e-3t144i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MachXO Family Data Sheet Introduction

June 2013

Features

Non-volatile, Infinitely Reconfigurable

- Instant-on powers up in microseconds
- Single chip, no external configuration memory required
- Excellent design security, no bit stream to intercept
- Reconfigure SRAM based logic in milliseconds
- SRAM and non-volatile memory programmable through JTAG port
- Supports background programming of non-volatile memory

Sleep Mode

• Allows up to 100x static current reduction

■ TransFR[™] Reconfiguration (TFR)

In-field logic update while system operates

■ High I/O to Logic Density

- 256 to 2280 LUT4s
- 73 to 271 I/Os with extensive package options
- Density migration supported
- Lead free/RoHS compliant packaging

Embedded and Distributed Memory

- Up to 27.6 Kbits sysMEM[™] Embedded Block RAM
- Up to 7.7 Kbits distributed RAM
- Dedicated FIFO control logic

Table 1-1. MachXO Family Selection Guide

■ Flexible I/O Buffer

- Programmable sysIO[™] buffer supports wide range of interfaces:
 - LVCMOS 3.3/2.5/1.8/1.5/1.2
 - LVTTL
 - PCI
 - LVDS, Bus-LVDS, LVPECL, RSDS

■ sysCLOCK[™] PLLs

- Up to two analog PLLs per device
- · Clock multiply, divide, and phase shifting

System Level Support

- IEEE Standard 1149.1 Boundary Scan
- Onboard oscillator
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply
- IEEE 1532 compliant in-system programming

Introduction

The MachXO is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.

Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V _{CC} Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
Packages				
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Data Sheet DS1002



MachXO Family Data Sheet Architecture

June 2013

Data Sheet DS1002

Architecture Overview

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM[™] Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.

The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK[™] Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

Clock/Control Distribution Network

The MachXO family of devices provides global signals that are available to all PFUs. These signals consist of four primary clocks and four secondary clocks. Primary clock signals are generated from four 16:1 muxes as shown in Figure 2-7 and Figure 2-8. The available clock sources for the MachXO256 and MachXO640 devices are four dual function clock pins and 12 internal routing signals. The available clock sources for the MachXO2280 devices are four dual function clock pins, up to nine internal routing signals and up to six PLL outputs.

Figure 2-7. Primary Clocks for MachXO256 and MachXO640 Devices






Table 2-5. PLL Signal Descriptions

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from PLL output, clock net, routing/external pin or internal feedback from CLKINTFB port
RST	I	"1" to reset the input clock divider
CLKOS	0	PLL output clock to clock tree (phase shifted/duty cycle changed)
CLKOP	0	PLL output clock to clock tree (No phase shift)
CLKOK	0	PLL output to clock tree through secondary clock divider
LOCK	0	"1" indicates PLL LOCK to CLKI
CLKINTFB	0	Internal feedback source, CLKOP divider output before CLOCKTREE
DDAMODE	I	Dynamic Delay Enable. "1": Pin control (dynamic), "0": Fuse Control (static)
DDAIZR	I	Dynamic Delay Zero. "1": delay = 0, "0": delay = on
DDAILAG	I	Dynamic Delay Lag/Lead. "1": Lag, "0": Lead
DDAIDEL[2:0]	I	Dynamic Delay Input

For more information on the PLL, please see details of additional technical documentation at the end of this data sheet.

sysMEM Memory

The MachXO1200 and MachXO2280 devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers.

sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-6.

Table 2-6. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36
True Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18
Pseudo Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36
FIFO	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36




PIO Groups

On the MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respective sysIO buffers and PADs.

On all MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.


The MachXO1200 and MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these devices can be configured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI support.

Figure 2-15. Group of Four Programmable I/O Cells



This structure is used on the left and right of MachXO devices

Figure 2-16. Group of Six Programmable I/O Cells



This structure is used on the top and bottom of MachXO devices $\label{eq:machine}$

PIO

The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast



Table 3-1. LVDS DC Conditions

Parameter	Description	Typical	Units
Z _{OUT}	Output impedance	20	Ω
R _S	Driver series resistor	294	Ω
R _P	Driver parallel resistor	121	Ω
R _T	Receiver termination	100	Ω
V _{OH}	Output high voltage	1.43	V
V _{OL}	Output low voltage	1.07	V
V _{OD}	Output differential voltage	0.35	V
V _{CM}	Output common mode voltage	1.25	V
Z _{BACK}	Back impedance	100	Ω
I _{DC}	DC output current	3.66	mA

Over Recommended Operating Conditions

BLVDS

The MachXO family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. The input standard is supported by the LVDS differential input buffer on certain devices. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example






Table 3-2. BLVDS DC Conditions¹

		Nom	ninal	
Symbol	Description	Zo = 45	Zo = 90	Units
Z _{OUT}	Output impedance	100	100	Ohms
R _{TLEFT}	Left end termination	45	90	Ohms
R _{TRIGHT}	Right end termination	45	90	Ohms
V _{OH}	Output high voltage	1.375	1.48	V
V _{OL}	Output low voltage	1.125	1.02	V
V _{OD}	Output differential voltage	0.25	0.46	V
V _{CM}	Output common mode voltage	1.25	1.25	V
IDC	DC output current	11.2	10.2	mA

Over Recommended Operating Conditions

1. For input buffer, see LVDS table.

LVPECL

The MachXO family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL




Table 3-3. LVPECL DC Conditions¹

Over	Recommended	Operating	Conditions
0101	11000011111011404	oporating	00110110110

Symbol	Description	Nominal	Units
Z _{OUT}	Output impedance	100	Ohms
R _P	Driver parallel resistor	150	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	2.03	V
V _{OL}	Output low voltage	1.27	V
V _{OD}	Output differential voltage	0.76	V
V _{CM}	Output common mode voltage	1.65	V
Z _{BACK}	Back impedance	85.7	Ohms
I _{DC}	DC output current	12.7	mA

1. For input buffer, see LVDS table.



MachXO External Switching Characteristics¹


			-	5	-4		-3		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
General I/O	Pin Parameters (Using Global Clock with	hout PLL) ¹							•
		LCMXO256	_	3.5	—	4.2	—	4.9	ns
•	Description Device Min. Max. Min. Max.	4.9	ns						
۱PD	Best Case (PD Through 1 LOT	LCMXO1200	_	3.6	—	4.4	—	5.1	ns
		LCMXO2280		3.6	—	4.4	Min. Max. — 4.9 — 5.1 — 5.1 — 5.1 — 5.1 — 5.1 — 5.1 — 5.1 — 5.1 — 5.1 — 5.1 — 5.1 — 5.1 — 5.7 — 6.1 1.8 — 1.5 — -0.1 — -0.3 — -0.1 — -0.1 — -0.0 — -0.1 — -0.24 — — 500 — 500 — 500 — 240 — 240	5.1	ns
		LCMXO256		4.0	—	4.8	—	5.6	ns
+	Post Coso Clock to Output From PELL	LCMXO640	_	4.0	—	4.8	—	5.7	ns
'CO	Best Case Clock to Output - FIOIII FFO	Description Device Min. Max. Min. Max. Min. Max. ameters (Using Global Clock wit+out PLL)*	6.1	ns					
	$ \begin{array}{c} & \begin{array}{c} & \\ & \\ Best Case Clock to Output - From PFU \\ \hline LCMXO640 & & 4.0 \\ \hline LCMXO1200 & & 4.3 \\ \hline LCMXO2280 & & 4.3 \\ \hline LCMXO2280 & & 4.3 \\ \hline LCMXO2280 & & 4.3 \\ \hline LCMXO256 & 1.3 & \\ \hline LCMXO640 & 1.1 & \\ \hline LCMXO1200 & 1.1 & \\ \hline LCMXO2280 & 1.1 & \\ \hline LCMXO2280 & 1.1 & \\ \hline LCMXO2280 & 1.1 & \\ \hline LCMXO226 & -0.3 & \\ \hline LCMXO640 & -0.1 & \\ \hline LCMXO640 & -0.1 & \\ \hline \end{array} $	4.3	—	5.2	—	6.1	ns		
		LCMXO256	1.3	—	1.6	—	1.8	—	ns
+	Clock to Data Satur. To REU	LCMXO640	1.1	—	1.3	—	1.5	—	ns
SU Cloc	Clock to Data Setup - To PPO	LCMXO1200	1.1	—	1.3	—	1.6	—	ns
		LCMXO2280	1.1	—	1.3	—	1.5	Max. 4.9 4.9 5.1 5.1 5.1 5.1 5.1 5.1 5.1 5.1 5.1 5.1 5.1 5.1 5.1 6.1 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0	ns
		LCMXO256	-0.3	—	-0.3	—	-0.3	—	ns
+	Clock to Data Hold To PEU	g Global Clock without PLL)1 LCMX0256 — LCMX01200 — LCMX01200 — LCMX02280 — LCMX01200 — LCMX01200 — LCMX02280 — LCMX02280 — LCMX02280 — LCMX02280 1.1 LCMX02280 1.1 LCMX02280 1.1 LCMX02280 1.1 LCMX02280 1.1 LCMX01200 0.0 LCMX01200 0.0 LCMX02280 -0.4 LCMX02280 -0.4 LCMX02280 — and PFU Register LCMX02280 LCMX02280 — LCMX02280 — LCMX02640 — LCMX0640 — </td <td>—</td> <td>-0.1</td> <td></td> <td>-0.1</td> <td>_</td> <td>ns</td>	—	-0.1		-0.1	_	ns	
Ч		LCMXO1200	0.0	—	0.0	—	0.0	—	ns
		LCMXO2280	-0.4	—	-0.4		-0.4	—	ns
		LCMXO256		600	—	550	—	500	MHz
f	Clock Fraguency of I/O and PELL Pagister	LCMXO640		600	—	550	—	500	MHz
	_	600	—	550		500	MHz		
		LCMXO640 1.1 — 1.3 — 1.5 — LCMXO1200 1.1 — 1.3 — 1.6 — 1.6 — 1.6 — 1.6 — 1.6 — 1.5 — 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 … 1.6 …	MHz						
		LCMXO256	_	200	—	220	—	240	ps
+.	Global Clock Skow Across Dovice	LCMXO640	—	200	—	220	—	240	ps
'SKEW_PRI	GIODAI GIOCK SKEW ACIOSS DEVICE	LCMXO1200	—	220	—	240	—	260	ps
		LCMXO2280	_	220	—	240	—	Max. 4.9 5.1 5.00 5.00 5.00 5.00 5.00 5.00 5.00 5.00 5.00 5.00 5.00 5.00 5.00	ps

Over Recommended Operating Conditions

1. General timing numbers based on LVCMOS2.5V, 12 mA. Rev. A 0.19



Figure 3-5. JTAG Port Timing Waveforms





MachXO Family Data Sheet Pinout Information

June 2013

Data Sheet DS1002

Signal Descriptions

Signal Name	I/O	Descriptions
General Purpose		
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designa- tions are L (Left), B (Bottom), R (Right), T (Top).
P[Edge] [Row/Column Number]_[A/B/C/D/E/F]		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
	I/O	[A/B/C/D/E/F] indicates the PIO within the group to which the pad is connected.
		Some of these user programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-up resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-up resistor enabled.
GSRN	I	Global RESET signal (active low). Dedicated pad, when not in use it can be used as an I/O pin.
TSALL	I	TSALL is a dedicated pad for the global output enable signal. When TSALL is high all the outputs are tristated. It is a dual function pin. When not in use, it can be used as an I/O pin.
NC	—	No connect.
GND	—	GND - Ground. Dedicated pins.
V _{CC}	—	VCC - The power supply pins for core logic. Dedicated pins.
V _{CCAUX}	_	VCCAUX - the Auxiliary power supply pin. This pin powers up a variety of internal circuits including all the differential and referenced input buffers. Dedicated pins.
V _{CCIOx}	—	V _{CCIO} - The power supply pins for I/O Bank x. Dedicated pins.
SLEEPN ¹	I	Sleep Mode pin - Active low sleep pin.b When this pin is held high, the device operates normally.b This pin has a weak internal pull-up, but when unused, an external pull-up to V_{CC} is recommended. When driven low, the device moves into Sleep mode after a specified time.
PLL and Clock Functions	(Used a	as user programmable I/O pins when not used for PLL or clock pins)
[LOC][0]_PLL[T, C]_IN	_	Reference clock (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). $T = true$ and $C = complement$.
[LOC][0]_PLL[T, C]_FB		Optional feedback (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement.
PCLK [n]_[1:0]	—	Primary Clock Pads, n per side.
Test and Programming (De	dicate	d pins)
TMS	I	Test Mode Select input pin, used to control the 1149.1 state machine.
ТСК	Ι	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	I	Test Data input pin, used to load data into the device using an 1149.1 state machine.
TDO	0	Output pin -Test Data output pin used to shift data out of the device using 1149.1.
1 Applies to MachXO "C" devic		

1. Applies to MachXO "C" devices only. NC for "E" devices.

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Pin Information Summary

		LCMXC	0256C/E			LCMXO640C/E		
Pin Type		100 TQFP	100 csBGA	100 TQFP	144 TQFP	100 csBGA	132 csBGA	256 caBGA / 256 ftBGA
Single Ended User I/O		78	78	74	113	74	101	159
Differential Pair User I/O1		38	38	17	43	17	42	79
Muxed		6	6	6	6	6	6	6
TAP		4	4	4	4	4	4	4
Dedicated (Total Without Supp	olies)	5	5	5	5	5	5	5
VCC		2	2	2	4	2	4	4
VCCAUX		1	1	1	2	1	2	2
VCCIO	Bank0	3	3	2	2	2	2	4
	Bank1	3	3	2	2	2	2	4
	Bank2	—	—	2	2	2	2	4
	Bank3	—	—	2	2	2	2	4
GND		8	8	10	12	10	12	18
NC		0	0	0	0	0	0	52
	Bank0	41/20	41/20	18/5	29/10	18/5	26/11	42/21
Single Ended/Differential I/O	Bank1	37/18	37/18	21/4	30/11	21/4	27/12	40/20
per Bank	Bank2	_	—	14/2	24/9	14/2	21/9	36/18
	Bank3	_	—	21/6	30/13	21/6	27/10	40/20

1. These devices support emulated LVDS outputs.pLVDS inputs are not supported.

			LCMXO	1200C/E		LCMXO2280C/E					
Pin Type		100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	324 ftBGA	
Single Ended User I/O		73	113	101	211	73	113	101	211	271	
Differential Pair User I/O1		27	48	42	105	30	47	41	105	134	
Muxed		6	6	6	6	6	6	6	6	6	
TAP		4	4	4	4	4	4	4	4	4	
Dedicated (Total Without Supp	lies)	5	5	5	5	5	5	5	5	5	
VCC		4	4	4	4	2	4	4	4	6	
VCCAUX		2	2	2	2	2	2	2	2	2	
	Bank0	1	1	1	2	1	1	1	2	2	
	Bank1	1	1	1	2	1	1	1	2	2	
	Bank2	1	1	1	2	1	1	1	2	2	
VCCIO	Bank3	1	1	1	2	1	1	1	2	2	
VCCIO	Bank4	1	1	1	2	1	1	1	2	2	
	Bank5	1	1	1	2	1	1	1	2	2	
	Bank6	1	1	1	2	1	1	1	2	2	
	Bank7	1	1	1	2	1	1	1	2	2	
GND		8	12	12	18	8	12	12	18	24	
NC		0	0	0	0	0	0	0	0	0	
	Bank0	10/3	14/6	13/5	26/13	9/3	13/6	12/5	24/12	34/17	
	Bank1	8/2	15/7	13/5	28/14	9/3	16/7	14/5	30/15	36/18	
	Bank2	10/4	15/7	13/6	26/13	10/4	15/7	13/6	26/13	34/17	
Single Ended/Differential I/O	Bank3	11/5	15/7	14/7	28/14	11/5	15/7	14/7	28/14	34/17	
per Bank	Bank4	8/3	14/5	13/5	27/13	8/3	14/4	13/4	29/14	35/17	
	Bank5	5/2	10/4	8/2	22/11	5/2	10/4	8/2	20/10	30/15	
	Bank6	10/3	15/6	13/6	28/14	10/4	15/6	13/6	28/14	34/17	
	Bank7	11/5	15/6	14/6	26/13	11/5	15/6	14/6	26/13	34/17	

1. These devices support on-chip LVDS buffers for left and right I/O Banks.



LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP (Cont.)

		LCM	(O256		LCMXO640						
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential			
85	PT4B	0	PCLK0_1**	С	PT6B	0	PCLK0_1**				
86	PT4A	0	PCLK0_0**	Т	PT5B	0	PCLK0_0**	С			
87	PT3D	0		С	PT5A	0		Т			
88	VCCAUX	-			VCCAUX	-					
89	PT3C	0		Т	PT4F	0					
90	VCC	-			VCC	-					
91	PT3B	0		С	PT3F	0					
92	VCCIO0	0			VCCIO0	0					
93	GNDIO0	0			GNDIO0	0					
94	PT3A	0		Т	PT3B	0		С			
95	PT2F	0		С	PT3A	0		Т			
96	PT2E	0		Т	PT2F	0		С			
97	PT2D	0		С	PT2E	0		Т			
98	PT2C	0		Т	PT2B	0		С			
99	PT2B	0		С	PT2C	0					
100	PT2A	0		Т	PT2A	0		Т			

* NC for "E" devices.

** Primary clock inputs are single-ended.



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 132 csBGA

		LCM	XO640		LCMXO1200					LCMXO2280				
Ball #	Ball Function	Bonk	Dual Function	Differential	Ball #	Ball Function	Bonk	Dual Function	Differential	Ball #	Ball Function	Bonk	Dual Function	Differential
B1	PL2A	З	Function	T	Ball #	PL2A	Бапк 7	Function	T	Ball #	PL2A	Darik	LUM0_PLLT_FB_A	T
C1	PL2B	3		C	C1	PL3C	7		T	C1	PL3C	7	LUM0_PLLT_IN_A	T
B2	PL2C	3		Т	B2	PL2B	7		C	B2	PL2B	7	LUM0_PLLC_FB_A	C
C2	PL2D	3		C	C2	PL4A	7		T*	C2	PL4A	7		T*
C2	PL3A	3		Т	C2	PL3D	7		C	C2	PL3D	7	LUM0_PLLC_IN_A	C
D1	PL3B	3		C	D1	PL4B	7		C*	D1	PL4B	7		C*
D3	PL3D	3		0	D3	PL4C	7		Ŭ	D3	PL4C	7		0
E1	GNDIO3	3			E1	GNDIO7	7			E1	GNDIO7	7		
E2	PL5A	3		т	E2	PL6A	7		T*	E2	PL7A	7		T*
E3	PL5B	3	GSRN	C	E3	PL6B	7	GSRN	C*	E3	PL7B	7	GSRN	C*
F2	PL5D	3	CONN	0	F2	PL6D	7	CONN	Ŭ	F2	PL7D	7	CONN	0
F3	PL6B	3			F3	PL7C	7		т	F3	PL9C	7		т
G1	PL6C	3		т	G1	PL7D	7		C	G1	PL9D	7		C
G2	PL6D	3		C	G2	PL8C	7		Т	G2	PL10C	7		Т
G2 G3	PL6D PL7A	3		Т	G2 G3	PL8C	7		C	G2 G3	PL10C	7		C
H2	PL7A PL7B	3		C	H2	PL8D PL10A	6		C T*	H2	PL10D PL12A	6		C T*
H1	PL7B PL7C	3		C	п2 Н1	PL10A PL10B	6		C*	⊓2 H1	PL12A PL12B	6		C*
		-				VCC			C			-		C
H3	VCC				H3		-			H3	VCC			0
J1	PL8A	3	TOALL		J1	PL11B	6	TOALL	т	J1	PL14D	6	TOALL	C T
J2	PL8C	3	TSALL	-	J2	PL11C	6	TSALL		J2	PL14C	6	TSALL	1
J3	PL9A	3		Т	J3	PL11D	6		C	J3	PL14B	6		
K2	PL9B	3		С	K2	PL12A	6		T*	K2	PL15A	6		T*
K1	PL9C	3			K1	PL12B	6		C*	K1	PL15B	6		C*
L2	GNDIO3	3			L2	GNDIO6	6			L2	GNDIO6	6		
L1	PL10A	3		Т	L1	PL14A	6	LLM0_PLLT_FB_A	T*	L1	PL17A	6	LLM0_PLLT_FB_A	T*
L3	PL10B	3		С	L3	PL14B	6	LLM0_PLLC_FB_A	C*	L3	PL17B	6	LLM0_PLLC_FB_A	C*
M1	PL11A	3		Т	M1	PL15A	6	LLM0_PLLT_IN_A	T*	M1	PL18A	6	LLM0_PLLT_IN_A	T*
N1	PL11B	3		С	N1	PL16A	6		Т	N1	PL19A	6		Т
M2	PL11C	3		Т	M2	PL15B	6	LLM0_PLLC_IN_A	C*	M2	PL18B	6	LLM0_PLLC_IN_A	C*
P1	PL11D	3		С	P1	PL16B	6		С	P1	PL19B	6		С
P2	GNDIO2	2			P2	GNDIO5	5			P2	GNDIO5	5		
P3	TMS	2	TMS		P3	TMS	5	TMS		P3	TMS	5	TMS	
M3	PB2C	2		Т	M3	PB2C	5		Т	M3	PB2A	5		Т
N3	PB2D	2		С	N3	PB2D	5		С	N3	PB2B	5		С
P4	TCK	2	TCK		P4	TCK	5	ТСК		P4	TCK	5	ТСК	
M4	PB3B	2			M4	PB3B	5			M4	PB3B	5		
N4	PB3C	2		Т	N4	PB4A	5		Т	N4	PB4A	5		Т
P5	PB3D	2		С	P5	PB4B	5		С	P5	PB4B	5		С
N5	TDO	2	TDO		N5	TDO	5	TDO		N5	TDO	5	TDO	
M5	TDI	2	TDI		M5	TDI	5	TDI		M5	TDI	5	TDI	
N6	PB4E	2		Т	N6	PB5C	5			N6	PB6C	5		
P6	VCC	-			P6	VCC	-			P6	VCC	-		
M6	PB4F	2		С	M6	PB6A	5			M6	PB8A	5		
P7	VCCAUX	-			P7	VCCAUX	-			P7	VCCAUX	-		
N7	PB5A	2		Т	N7	PB6F	5			N7	PB8F	5		
M7	PB5B	2	PCLK2_1***	С	M7	PB7B	4	PCLK4_1***		M7	PB10F	4	PCLK4_1***	
N8	PB5D	2			N8	PB7C	4		Т	N8	PB10C	4		Т
P8	PB6A	2		Т	P8	PB7D	4		С	P8	PB10D	4		С
M8	PB6B	2	PCLK2_0***	С	M8	PB7F	4	PCLK4_0***		M8	PB10B	4	PCLK4_0***	
N9	PB7A	2		Т	N9	PB9A	4		Т	N9	PB12A	4		Т



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

LCMXO640			LCMXO1200					LCMXO2280						
Ball	Ball		Dual		Ball	Ball		Dual	D '''	Ball	Ball		Dual	
	Function	Bank	Function	Differential		Function	Bank	Function	Differential		Function	Bank	Function	Differential
-	-				VCCIO4	VCCIO4 GNDIO4	4			VCCIO4	VCCIO4	4		
- M10	- PB6A	2		т	GND M10	PB7E	4		т	GND M10	GNDIO4 PB10A	4		
M10 R9	PB6A PB6C	2		T	M10 R9	PB7E PB8A	4		T	M10 R9	PB10A PB11C	4		T
R10	PB6D	2		C	R10	PB8B	4		С	R10	PB11D	4		C
T10	PB7C	2		т	T10	PB8C	4		т	T10	PB112A	4		Т
T11	PB7D	2		C	T11	PB8D	4		C	T11	PB12A PB12B	4		C
N10	NC	2		0	N10	PB8E	4		Т	N10	PB12C	4		Т
N10	NC				N10	PB8F	4		C	N11	PB12D	4		C
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4		Ű	VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
R11	PB7E	2		т	R11	PB9A	4		т	R11	PB13A	4		т
R12	PB7F	2		C	R12	PB9B	4		C	R12	PB13B	4		C
P11	PB8A	2		Т	P11	PB9C	4		Т	P11	PB13C	4		Т
P12	PB8B	2		C	P12	PB9D	4		C	P12	PB13D	4		C
T13	PB8C	2		Т	T13	PB9E	4		Т	T13	PB14A	4		T
T12	PB8D	2		C	T12	PB9F	4		C	T12	PB14B	4		С
R13	PB9A	2		T	R13	PB10A	4		Т	R13	PB14C	4		T
R14	PB9B	2		С	R14	PB10B	4		С	R14	PB14D	4		С
GND	GND	-			GND	GND	-			GND	GND	-		_
T14	PB9C	2		Т	T14	PB10C	4		т	T14	PB15A	4		Т
T15	PB9D	2		С	T15	PB10D	4		С	T15	PB15B	4		С
P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB10F	4			P14	PB15D	4		
R15	NC				R15	PB11A	4		Т	R15	PB16A	4		Т
R16	NC				R16	PB11B	4		С	R16	PB16B	4		С
P15	NC				P15	PB11C	4		Т	P15	PB16C	4		Т
P16	NC				P16	PB11D	4		С	P16	PB16D	4		С
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
M11	NC				M11	PR16B	3		С	M11	PR20B	3		С
L11	NC				L11	PR16A	3		Т	L11	PR20A	3		Т
N12	NC				N12	PR15B	3		C*	N12	PR18B	3		C*
N13	NC				N13	PR15A	3		T*	N13	PR18A	3		T*
M13	NC				M13	PR14D	3		С	M13	PR17D	3		С
M12	NC				M12	PR14C	3		Т	M12	PR17C	3		Т
N14	PR11D	1		С	N14	PR14B	3		C*	N14	PR17B	3		C*
N15	PR11C	1		Т	N15	PR14A	3		T*	N15	PR17A	3		T*
L13	PR11B	1		С	L13	PR13D	3		С	L13	PR16D	3		С
L12	PR11A	1		Т	L12	PR13C	3		Т	L12	PR16C	3		Т
M14	PR10B	1		С	M14	PR13B	3		C*	M14	PR16B	3		C*
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
L14	PR10A	1		Т	L14	PR13A	3		T*	L14	PR16A	3		T*
N16	PR10D	1		С	N16	PR12D	3		С	N16	PR15D	3		С
M16	PR10C	1		Т	M16	PR12C	3		Т	M16	PR15C	3		Т
M15	PR9D	1		С	M15	PR12B	3		C*	M15	PR15B	3		C*
L15	PR9C	1		Т	L15	PR12A	3		T*	L15	PR15A	3		T*
L16	PR9B	1		С	L16	PR11D	3		С	L16	PR14D	3		С
K16	PR9A	1		Т	K16	PR11C	3		Т	K16	PR14C	3		Т
K13	PR8D	1		С	K13	PR11B	3		C*	K13	PR14B	3		C*



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280									
Ball Number	Ball Function	Bank	Dual Function	Differential					
A10	PT8E	0		Т					
VCCIO0	VCCIO0	0							
GND	GNDIO0	0							
A9	PT8D	0		С					
C9	PT8C	0		Т					
B9	PT8B	0		С					
F9	VCCAUX	-							
A8	PT8A	0		Т					
B8	PT7D	0		С					
C8	PT7C	0		Т					
VCC	VCC	-							
A7	PT7B	0		С					
B7	PT7A	0		Т					
A6	PT6A	0		Т					
B6	PT6B	0		С					
D8	PT6C	0		Т					
F8	PT6D	0		С					
C7	PT6E	0		Т					
E8	PT6F	0		С					
D7	PT5D	0		С					
VCCIO0	VCCIO0	0							
GND	GNDIO0	0							
E7	PT5C	0		Т					
A5	PT5B	0		С					
C6	PT5A	0		Т					
B5	PT4A	0		Т					
A4	PT4B	0		С					
D6	PT4C	0		Т					
F7	PT4D	0		С					
B4	PT4E	0		Т					
GND	GND	-							
C5	PT4F	0		С					
F6	PT3D	0		С					
E5	PT3C	0		Т					
E6	PT3B	0		С					
D5	PT3A	0		Т					
A3	PT2D	0		С					
C4	PT2C	0		T					
A2	PT2B	0		C					
B2	PT2A	0		T					
VCCIO0	VCCIO0	0		-					
GND	GNDIO0	0							
E14	GND	-							



Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the <u>Thermal Management</u> document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:

- Thermal Management document
- TN1090 Power Estimation and Management for MachXO Devices
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from <u>www.latticesemi.com/software</u>



Conventional Packaging

Part Number	LUTs	Supply Voltage	l/Os	Grade	Package	Pins	Temp.	
LCMXO256C-3T100C	256	1.8V/2.5V/3.3V	78	-3	TQFP	100	COM	
LCMXO256C-4T100C	256	1.8V/2.5V/3.3V	78	-4	TQFP	100	COM	
LCMXO256C-5T100C	256	1.8V/2.5V/3.3V	78	-5	TQFP	100	COM	
LCMXO256C-3M100C	256	1.8V/2.5V/3.3V	78	-3	csBGA	100	COM	
LCMXO256C-4M100C	256	1.8V/2.5V/3.3V	78	-4	csBGA	100	COM	
LCMXO256C-5M100C	256	1.8V/2.5V/3.3V	78	-5	csBGA	100	COM	

Commercial

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640C-3T100C	640	1.8V/2.5V/3.3V	74	-3	TQFP	100	COM
LCMXO640C-4T100C	640	1.8V/2.5V/3.3V	74	-4	TQFP	100	COM
LCMXO640C-5T100C	640	1.8V/2.5V/3.3V	74	-5	TQFP	100	COM
LCMXO640C-3M100C	640	1.8V/2.5V/3.3V	74	-3	csBGA	100	COM
LCMXO640C-4M100C	640	1.8V/2.5V/3.3V	74	-4	csBGA	100	COM
LCMXO640C-5M100C	640	1.8V/2.5V/3.3V	74	-5	csBGA	100	COM
LCMXO640C-3T144C	640	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO640C-4T144C	640	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO640C-5T144C	640	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO640C-3M132C	640	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO640C-4M132C	640	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO640C-5M132C	640	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO640C-3B256C	640	1.8V/2.5V/3.3V	159	-3	caBGA	256	COM
LCMXO640C-4B256C	640	1.8V/2.5V/3.3V	159	-4	caBGA	256	COM
LCMXO640C-5B256C	640	1.8V/2.5V/3.3V	159	-5	caBGA	256	COM
LCMXO640C-3FT256C	640	1.8V/2.5V/3.3V	159	-3	ftBGA	256	COM
LCMXO640C-4FT256C	640	1.8V/2.5V/3.3V	159	-4	ftBGA	256	COM
LCMXO640C-5FT256C	640	1.8V/2.5V/3.3V	159	-5	ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3T100C	1200	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMXO1200C-4T100C	1200	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMXO1200C-5T100C	1200	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMXO1200C-3T144C	1200	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO1200C-4T144C	1200	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO1200C-5T144C	1200	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO1200C-3M132C	1200	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO1200C-4M132C	1200	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO1200C-5M132C	1200	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO1200C-3B256C	1200	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMXO1200C-4B256C	1200	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMXO1200C-5B256C	1200	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMXO1200C-3FT256C	1200	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMXO1200C-4FT256C	1200	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMXO1200C-5FT256C	1200	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM



Conventional Packaging

Conventional ruok	0 0	Indu	strial				
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256C-3T100I	256	1.8V/2.5V/3.3V	78	-3	TQFP	100	IND
LCMXO256C-4T100I	256	1.8V/2.5V/3.3V	78	-4	TQFP	100	IND
LCMXO256C-3M100I	256	1.8V/2.5V/3.3V	78	-3	csBGA	100	IND
LCMXO256C-4M100I	256	1.8V/2.5V/3.3V	78	-4	csBGA	100	IND
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640C-3T100I	640	1.8V/2.5V/3.3V	74	-3	TQFP	100	IND.
LCMXO640C-4T100I	640	1.8V/2.5V/3.3V	74	-4	TQFP	100	IND
LCMXO640C-3M100I	640	1.8V/2.5V/3.3V	74	-3	csBGA	100	IND
LCMXO640C-4M100I	640	1.8V/2.5V/3.3V	74	-4	csBGA	100	IND
LCMXO640C-3T144I	640	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO640C-4T144I	640	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO640C-3M132I	640	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO640C-4M132I	640	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO640C-3B256I	640	1.8V/2.5V/3.3V	159	-3	caBGA	256	IND
LCMXO640C-4B256I	640	1.8V/2.5V/3.3V	159	-4	caBGA	256	IND
LCMXO640C-3FT256I	640	1.8V/2.5V/3.3V	159	-3	ftBGA	256	IND
LCMXO640C-4FT256I	640	1.8V/2.5V/3.3V	159	-4	ftBGA	256	IND
							1
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3T100I	1200	1.8V/2.5V/3.3V	73	-3	TQFP	100	IND
LCMXO1200C-4T100I	1200	1.8V/2.5V/3.3V	73	-4	TQFP	100	IND
LCMXO1200C-3T144I	1200	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO1200C-4T144I	1200	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO1200C-3M132I	1200	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO1200C-4M132I	1200	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO1200C-3B256I	1200	1.8V/2.5V/3.3V	211	-3	caBGA	256	IND
LCMXO1200C-4B256I	1200	1.8V/2.5V/3.3V	211	-4	caBGA	256	IND
LCMXO1200C-3FT256I	1200	1.8V/2.5V/3.3V	211	-3	ftBGA	256	IND
LCMXO1200C-4FT256I	1200	1.8V/2.5V/3.3V	211	-4	ftBGA	256	IND
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3T100I	2280	1.8V/2.5V/3.3V	73	-3	TQFP	100	IND
LCMXO2280C-4T100I	2280	1.8V/2.5V/3.3V	73	-4	TQFP	100	IND
LCMXO2280C-3T144I	2280	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO2280C-4T144I	2280	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO2280C-3M132I	2280	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO2280C-4M132I	2280	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO2280C-3B256I	2280	1.8V/2.5V/3.3V	211	-3	caBGA	256	IND
LCMXO2280C-4B256I	2280	1.8V/2.5V/3.3V	211	-4	caBGA	256	IND
LCMXO2280C-3FT256I	2280	1.8V/2.5V/3.3V	211	-3	ftBGA	256	IND
	-			-	-		
	2280	1.8V/2.5V/3.3V	211	-4	ftBGA	256	IND
LCMXO2280C-4FT256I LCMXO2280C-3FT324I	2280 2280	1.8V/2.5V/3.3V 1.8V/2.5V/3.3V	211 271	-4 -3	ftBGA	256 324	IND



MachXO Family Data Sheet Revision History

June 2013

Revision History

Data Sheet DS1002

Date	Version	Section	Change Summary
February 2005	01.0	—	Initial release.
October 2005	01.1	Introduction	Distributed RAM information in family table updated. Added footnote 1 - fpBGA packaging to the family selection guide.
		Architecture	sysIO Buffer section updated.
			Hot Socketing section updated.
			Sleep Mode section updated.
			SLEEP Pin Characteristics section updated.
			Oscillator section updated.
			Security section updated.
		DC and Switching Characteristics	Recommended Operating Conditions table updated.
			DC Electrical Characteristics table updated.
			Supply Current (Sleep Mode) table added with LCMXO256/640 data.
			Supply Current (Standby) table updated with LCMXO256/640 data.
			Initialization Supply Current table updated with LCMXO256/640 data.
			Programming and Erase Flash Supply Current table updated with LCMXO256/640 data.
			Register-to-Register Performance table updated (rev. A 0.16).
			External Switching Characteristics table updated (rev. A 0.16).
			Internal Timing Parameter table updated (rev. A 0.16).
			Family Timing Adders updated (rev. A 0.16).
			sysCLOCK Timingupdated (rev. A 0.16).
			MachXO "C" Sleep Mode Timing updated (A 0.16).
			JTAG Port Timing Specification updated (rev. A 0.16).
		Pinout Information	SLEEPIN description updated.
			Pin Information Summary updated.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connection section has been updated to include all devices/packages.
		Ordering Information	Part Number Description section has been updated.
			Ordering Part Number section has been updated (added LCMXO256C/LCMXO640C "4W").
		Supplemental Information	MachXO Density Migration Technical Note (TN1097) added.
November 2005	01.2	Pinout Information	Added "Power Supply and NC Connections" summary information for LCMXO1200 and LCMXO2280 in 100 TQFP package.
December 2005	01.3	DC and Switching Characteristics	Supply Current (Standby) table updated with LCMXO1200/2280 data.
		Ordering Information	Ordering Part Number section updated (added LCMXO2280C "4W").
April 2006	02.0	Introduction	Introduction paragraphs updated.
		Architecture	Architecture Overview paragraphs updated.

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary			
November 2006	ovember 2006 02.3 DC and Switching Characteristics		Corrections to MachXO "C" Sleep Mode Timing table - value for t _{WSLEEPN} (400ns) changed from max. to min. Value for t _{WAWAKE} (100ns) changed from min. to max.			
			Added Flash Download Time table.			
December 2006	02.4	Architecture	EBR Asynchronous Reset section added.			
		Pinout Information	Power Supply and NC table: Pin/Ball orientation footnotes added.			
February 2007	02.5	Architecture	Updated EBR Asynchronous Reset section.			
August 2007	02.6	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics table.			
November 2007 02.7		DC and Switching Characteristics	Added JTAG Port Timing Waveforms diagram.			
		Pinout Information	Added Thermal Management text section.			
		Supplemental Information	Updated title list.			
June 2009	02.8	Introduction	Added 0.8-mm 256-pin caBGA package to MachXO Family Selection Guide table.			
		Pinout Information	Added Logic Signal Connections table for 0.8-mm 256-pin caBGA package.			
		Ordering Information	Updated Part Number Description diagram and Ordering Part Number tables with 0.8-mm 256-pin caBGA package information.			
July 2010	02.9	DC and Switching Characteristics	Updated sysCLOCK PLL Timing table.			
June 2013	03.0	All	Updated document with new corporate logo.			
		Architecture	Architecture Overview – Added information on the state of the register on power up and after configuration.			
		DC and Switching Characteristics	MachXO1200 and MachXO2280 Hot Socketing Specifications table – Removed footnote 4.			
			Added MachXO Programming/Erase Specifications table.			