



Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 150 |
| Number of Logic Elements/Cells | 1200 |
| Total RAM Bits | 9421 |
| Number of I/O | 73 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200e-3tn100c |

There are 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent Slice/PFU). There are 7 outputs: 6 to the routing and one to the carry-chain (to the adjacent Slice/PFU). Table 2-1 lists the signals associated with each Slice.

Figure 2-5. Slice Diagram



Notes:
 Some inter-Slice signals are not shown.
 * Only PFUs at the edges have fast connections to the I/O cell.

Table 2-1. Slice Signal Descriptions

| Function | Type | Signal Names | Description |
|----------|------------------|----------------|--|
| Input | Data signal | A0, B0, C0, D0 | Inputs to LUT4 |
| Input | Data signal | A1, B1, C1, D1 | Inputs to LUT4 |
| Input | Multi-purpose | M0/M1 | Multipurpose Input |
| Input | Control signal | CE | Clock Enable |
| Input | Control signal | LSR | Local Set/Reset |
| Input | Control signal | CLK | System Clock |
| Input | Inter-PFU signal | FCIN | Fast Carry In ¹ |
| Output | Data signals | F0, F1 | LUT4 output register bypass signals |
| Output | Data signals | Q0, Q1 | Register Outputs |
| Output | Data signals | OFX0 | Output of a LUT5 MUX |
| Output | Data signals | OFX1 | Output of a LUT6, LUT7, LUT8 ² MUX depending on the Slice |
| Output | Inter-PFU signal | FCO | Fast Carry Out ¹ |

1. See Figure 2-4 for connection details.

2. Requires two PFUs.

The EBR memory supports three forms of write behavior for single or dual port operation:

1. **Normal** – data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
2. **Write Through** – a copy of the input data appears at the output of the same port. This mode is supported for all data widths.
3. **Read-Before-Write** – when new data is being written, the old contents of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

FIFO Configuration

The FIFO has a write port with Data-in, CEW, WE and CLKW signals. There is a separate read port with Data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. The range of programming values for these flags are in Table 2-7.

Table 2-7. Programmable FIFO Flag Ranges

| Flag Name | Programming Range |
|-------------------|-----------------------|
| Full (FF) | 1 to (up to 2^N-1) |
| Almost Full (AF) | 1 to Full-1 |
| Almost Empty (AE) | 1 to Full-1 |
| Empty (EF) | 0 |

N = Address bit width

The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

Memory Core Reset


The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-13.

output data signals are multiplexed and provide a single signal to the I/O pin via the sysIO buffer. Figure 2-17 shows the MachXO PIO logic.

The tristate control signal is multiplexed from the output data signals and their complements. In addition a global signal (TSALL) from a dedicated pad can be used to tristate the sysIO buffer.

The PIO receives an input signal from the pin via the sysIO buffer and provides this signal to the core of the device. In addition there are programmable elements that can be utilized by the design tools to avoid positive hold times.

Figure 2-17. MachXO PIO Block Diagram



sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, TTL, BLVDS and LVPECL.

In the MachXO devices, single-ended output buffers and ratioed input buffers (LVTTI, LVCMOS and PCI) are powered using V_{CCIO} . In addition to the Bank V_{CCIO} supplies, the MachXO devices have a V_{CC} core logic power supply, and a V_{CCAUX} supply that powers up a variety of internal circuits including all the differential and referenced input buffers.

MachXO256 and MachXO640 devices contain single-ended input buffers and single-ended output buffers with complementary outputs on all the I/O Banks.

MachXO1200 and MachXO2280 devices contain two types of sysIO buffer pairs.

1. Top and Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the top and bottom Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (for ratioed or absolute input levels). The I/O pairs on the top and bottom

Table 2-10. Supported Output Standards

| Output Standard | Drive | V_{CCIO} (Typ.) |
|--------------------------------|----------------------|-------------------|
| Single-ended Interfaces | | |
| LV TTL | 4mA, 8mA, 12mA, 16mA | 3.3 |
| LVC MOS33 | 4mA, 8mA, 12mA, 14mA | 3.3 |
| LVC MOS25 | 4mA, 8mA, 12mA, 14mA | 2.5 |
| LVC MOS18 | 4mA, 8mA, 12mA, 14mA | 1.8 |
| LVC MOS15 | 4mA, 8mA | 1.5 |
| LVC MOS12 | 2mA, 6mA | 1.2 |
| LVC MOS33, Open Drain | 4mA, 8mA, 12mA, 14mA | — |
| LVC MOS25, Open Drain | 4mA, 8mA, 12mA, 14mA | — |
| LVC MOS18, Open Drain | 4mA, 8mA, 12mA, 14mA | — |
| LVC MOS15, Open Drain | 4mA, 8mA | — |
| LVC MOS12, Open Drain | 2mA, 6mA | — |
| PCI33 ³ | N/A | 3.3 |
| Differential Interfaces | | |
| LVDS ^{1,2} | N/A | 2.5 |
| BLVDS, RS DS ² | N/A | 2.5 |
| LVPECL ² | N/A | 3.3 |

1. MachXO1200 and MachXO2280 devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.


3. Top Banks of MachXO1200 and MachXO2280 devices only.

sysIO Buffer Banks

The number of Banks vary between the devices of this family. Eight Banks surround the two larger devices, the MachXO1200 and MachXO2280 (two Banks per side). The MachXO640 has four Banks (one Bank per side). The smallest member of this family, the MachXO256, has only two Banks.

Each sysIO buffer Bank is capable of supporting multiple I/O standards. Each Bank has its own I/O supply voltage (V_{CCIO}) which allows it to be completely independent from the other Banks. Figure 2-18, Figure 2-18, Figure 2-20 and Figure 2-21 shows the sysIO Banks and their associated supplies for all devices.

Figure 2-22. MachXO Configuration and Programming



Density Shifting

The MachXO family has been designed to enable density migration in the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

MachXO256 and MachXO640 Hot Socketing Specifications^{1, 2, 3}

| Symbol | Parameter | Condition | Min. | Typ. | Max | Units |
|----------|------------------------------|-----------------------------------|------|------|---------|---------|
| I_{DK} | Input or I/O leakage Current | $0 \leq V_{IN} \leq V_{IH}$ (MAX) | — | — | +/-1000 | μA |

1. Insensitive to sequence of V_{CC} , V_{CCAUX} , and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCAUX} , and V_{CCIO} .

2. $0 \leq V_{CC} \leq V_{CC}$ (MAX), $0 \leq V_{CCIO} \leq V_{CCIO}$ (MAX) and $0 \leq V_{CCAUX} \leq V_{CCAUX}$ (MAX).

3. I_{DK} is additive to I_{PU} , I_{PD} or I_{BH} .

MachXO1200 and MachXO2280 Hot Socketing Specifications^{1, 2, 3}

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|--|------------------------------|------------------------------------|------|------|---------|---------|
| Non-LVDS General Purpose sysIos | | | | | | |
| I_{DK} | Input or I/O Leakage Current | $0 \leq V_{IN} \leq V_{IH}$ (MAX.) | — | — | +/-1000 | μA |
| LVDS General Purpose sysIos | | | | | | |
| I_{DK_LVDS} | Input or I/O Leakage Current | $V_{IN} \leq V_{CCIO}$ | — | — | +/-1000 | μA |
| | | $V_{IN} > V_{CCIO}$ | — | 35 | — | mA |

1. Insensitive to sequence of V_{CC} , V_{CCAUX} , and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCAUX} , and V_{CCIO} .

2. $0 \leq V_{CC} \leq V_{CC}$ (MAX), $0 \leq V_{CCIO} \leq V_{CCIO}$ (MAX), and $0 \leq V_{CCAUX} \leq V_{CCAUX}$ (MAX).

3. I_{DK} is additive to I_{PU} , I_{PW} or I_{BH} .

DC Electrical Characteristics

Over Recommended Operating Conditions

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|-------------------------------------|--|--|----------------|------|----------------|---------|
| I_{IL}, I_{IH} ^{1, 4, 5} | Input or I/O Leakage | $0 \leq V_{IN} \leq (V_{CCIO} - 0.2V)$ | — | — | 10 | μA |
| | | $(V_{CCIO} - 0.2V) < V_{IN} \leq 3.6V$ | — | — | 40 | μA |
| I_{PU} | I/O Active Pull-up Current | $0 \leq V_{IN} \leq 0.7 V_{CCIO}$ | -30 | — | -150 | μA |
| I_{PD} | I/O Active Pull-down Current | V_{IL} (MAX) $\leq V_{IN} \leq V_{IH}$ (MAX) | 30 | — | 150 | μA |
| $I_{B HLS}$ | Bus Hold Low sustaining current | $V_{IN} = V_{IL}$ (MAX) | 30 | — | — | μA |
| $I_{B HHS}$ | Bus Hold High sustaining current | $V_{IN} = 0.7V_{CCIO}$ | -30 | — | — | μA |
| $I_{B HLO}$ | Bus Hold Low Overdrive current | $0 \leq V_{IN} \leq V_{IH}$ (MAX) | — | — | 150 | μA |
| $I_{B HHO}$ | Bus Hold High Overdrive current | $0 \leq V_{IN} \leq V_{IH}$ (MAX) | — | — | -150 | μA |
| V_{BHT} ³ | Bus Hold trip Points | $0 \leq V_{IN} \leq V_{IH}$ (MAX) | V_{IL} (MAX) | — | V_{IH} (MIN) | V |
| C1 | I/O Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V$, $V_{CC} = \text{Typ.}$, $V_{IO} = 0$ to V_{IH} (MAX) | — | 8 | — | pf |
| C2 | Dedicated Input Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V$, $V_{CC} = \text{Typ.}$, $V_{IO} = 0$ to V_{IH} (MAX) | — | 8 | — | pf |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25°C, $f = 1.0MHz$

3. Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

4. Not applicable to SLEEPN pin.

5. When V_{IH} is higher than V_{CCIO} , a transient current typically of 30ns in duration or less with a peak current of 6mA can occur on the high-to-low transition. For MachXO1200 and MachXO2280 true LVDS output pins, V_{IH} must be less than or equal to V_{CCIO} .

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.

RSDS

The MachXO family supports the differential RSDS standard. The output standard is emulated using complementary LVCMS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS (Reduced Swing Differential Standard)




Table 3-4. RSDS DC Conditions

| Parameter | Description | Typical | Units |
|------------|-----------------------------|---------|-------|
| Z_{OUT} | Output impedance | 20 | Ohms |
| R_S | Driver series resistor | 294 | Ohms |
| R_P | Driver parallel resistor | 121 | Ohms |
| R_T | Receiver termination | 100 | Ohms |
| V_{OH} | Output high voltage | 1.35 | V |
| V_{OL} | Output low voltage | 1.15 | V |
| V_{OD} | Output differential voltage | 0.20 | V |
| V_{CM} | Output common mode voltage | 1.25 | V |
| Z_{BACK} | Back impedance | 101.5 | Ohms |
| I_{DC} | DC output current | 3.66 | mA |

MachXO External Switching Characteristics¹

Over Recommended Operating Conditions

| Parameter | Description | Device | -5 | | -4 | | -3 | | Units |
|--|---|-----------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| General I/O Pin Parameters (Using Global Clock without PLL)¹ | | | | | | | | | |
| t _{PD} | Best Case t _{PD} Through 1 LUT | LCMxo256 | — | 3.5 | — | 4.2 | — | 4.9 | ns |
| | | LCMxo640 | — | 3.5 | — | 4.2 | — | 4.9 | ns |
| | | LCMxo1200 | — | 3.6 | — | 4.4 | — | 5.1 | ns |
| | | LCMxo2280 | — | 3.6 | — | 4.4 | — | 5.1 | ns |
| t _{CO} | Best Case Clock to Output - From PFU | LCMxo256 | — | 4.0 | — | 4.8 | — | 5.6 | ns |
| | | LCMxo640 | — | 4.0 | — | 4.8 | — | 5.7 | ns |
| | | LCMxo1200 | — | 4.3 | — | 5.2 | — | 6.1 | ns |
| | | LCMxo2280 | — | 4.3 | — | 5.2 | — | 6.1 | ns |
| t _{SU} | Clock to Data Setup - To PFU | LCMxo256 | 1.3 | — | 1.6 | — | 1.8 | — | ns |
| | | LCMxo640 | 1.1 | — | 1.3 | — | 1.5 | — | ns |
| | | LCMxo1200 | 1.1 | — | 1.3 | — | 1.6 | — | ns |
| | | LCMxo2280 | 1.1 | — | 1.3 | — | 1.5 | — | ns |
| t _H | Clock to Data Hold - To PFU | LCMxo256 | -0.3 | — | -0.3 | — | -0.3 | — | ns |
| | | LCMxo640 | -0.1 | — | -0.1 | — | -0.1 | — | ns |
| | | LCMxo1200 | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| | | LCMxo2280 | -0.4 | — | -0.4 | — | -0.4 | — | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | LCMxo256 | — | 600 | — | 550 | — | 500 | MHz |
| | | LCMxo640 | — | 600 | — | 550 | — | 500 | MHz |
| | | LCMxo1200 | — | 600 | — | 550 | — | 500 | MHz |
| | | LCMxo2280 | — | 600 | — | 550 | — | 500 | MHz |
| t _{SKEW_PRI} | Global Clock Skew Across Device | LCMxo256 | — | 200 | — | 220 | — | 240 | ps |
| | | LCMxo640 | — | 200 | — | 220 | — | 240 | ps |
| | | LCMxo1200 | — | 220 | — | 240 | — | 260 | ps |
| | | LCMxo2280 | — | 220 | — | 240 | — | 260 | ps |

1. General timing numbers based on LVCMS2.5V, 12 mA.

Rev. A 0.19

sysCLOCK PLL Timing

Over Recommended Operating Conditions

| Parameter | Descriptions | Conditions | Min. | Max. | Units |
|---------------------------|---------------------------------------|---|-------|--------|-------|
| f_{IN} | Input Clock Frequency (CLKI, CLKFB) | | 25 | 420 | MHz |
| | | Input Divider (M) = 1; Feedback Divider (N) <= 4 ^{5, 6} | 18 | 25 | MHz |
| f_{OUT} | Output Clock Frequency (CLKOP, CLKOS) | | 25 | 420 | MHz |
| f_{OUT2} | K-Divider Output Frequency (CLKOK) | | 0.195 | 210 | MHz |
| f_{VCO} | PLL VCO Frequency | | 420 | 840 | MHz |
| f_{PFD} | Phase Detector Input Frequency | | 25 | — | MHz |
| | | Input Divider (M) = 1; Feedback Divider (N) <= 4 ^{5, 6} | 18 | 25 | MHz |
| AC Characteristics | | | | | |
| t_{DT} | Output Clock Duty Cycle | Default duty cycle selected ³ | 45 | 55 | % |
| t_{PH}^4 | Output Phase Accuracy | | — | 0.05 | UI |
| t_{OPJIT}^1 | Output Clock Period Jitter | $f_{OUT} \geq 100$ MHz | — | +/-120 | ps |
| | | $f_{OUT} < 100$ MHz | — | 0.02 | UIPP |
| t_{SK} | Input Clock to Output Clock Skew | Divider ratio = integer | — | +/-200 | ps |
| t_W | Output Clock Pulse Width | At 90% or 10% ³ | 1 | — | ns |
| t_{LOCK}^2 | PLL Lock-in Time | | — | 150 | μs |
| t_{PA} | Programmable Delay Unit | | 100 | 450 | ps |
| t_{IPJIT} | Input Clock Period Jitter | $f_{OUT} \geq 100$ MHz | — | +/-200 | ps |
| | | $f_{OUT} < 100$ MHz | — | 0.02 | UI |
| t_{FBKDLY} | External Feedback Delay | | — | 10 | ns |
| t_{HI} | Input Clock High Time | 90% to 90% | 0.5 | — | ns |
| t_{LO} | Input Clock Low Time | 10% to 10% | 0.5 | — | ns |
| t_{RST} | RST Pulse Width | | 10 | — | ns |

1. Jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. Using LVDS output buffers.

4. CLKOS as compared to CLKOP output.

5. When using an input frequency less than 25 MHz the output frequency must be less than or equal to 4 times the input frequency.

6. The on-chip oscillator can be used to provide reference clock input to the PLL provided the output frequency restriction for clock inputs below 25 MHz are followed.


Rev. A 0.19

MachXO "C" Sleep Mode Timing

| Symbol | Parameter | Device | Min. | Typ. | Max | Units |
|---------------|--------------------------|-----------|------|------|------|-------|
| t_{PWRDN} | SLEEPN Low to Power Down | All | — | — | 400 | ns |
| t_{PWRUP} | SLEEPN High to Power Up | LCMXO256 | — | — | 400 | μs |
| | | LCMXO640 | — | — | 600 | μs |
| | | LCMXO1200 | — | — | 800 | μs |
| | | LCMXO2280 | — | — | 1000 | μs |
| $t_{WSLEEPN}$ | SLEEPN Pulse Width | All | 400 | — | — | ns |
| t_{WAWAKE} | SLEEPN Pulse Rejection | All | — | — | 100 | ns |

Rev. A 0.19

Flash Download Time



| Symbol | Parameter | Min. | Typ. | Max. | Units | |
|---------------|--|-----------|------|------|-------|----|
| $t_{REFRESH}$ | Minimum V_{CC} or V_{CCAUX} (later of the two supplies) to Device I/O Active | LCMXO256 | — | — | 0.4 | ms |
| | | LCMXO640 | — | — | 0.6 | ms |
| | | LCMXO1200 | — | — | 0.8 | ms |
| | | LCMXO2280 | — | — | 1.0 | ms |

JTAG Port Timing Specifications

| Symbol | Parameter | Min. | Max. | Units |
|---------------|--|------|------|-------|
| f_{MAX} | TCK [BSCAN] clock frequency | — | 25 | MHz |
| t_{BTCP} | TCK [BSCAN] clock pulse width | 40 | — | ns |
| t_{BTCPH} | TCK [BSCAN] clock pulse width high | 20 | — | ns |
| t_{BTCPL} | TCK [BSCAN] clock pulse width low | 20 | — | ns |
| t_{BTS} | TCK [BSCAN] setup time | 8 | — | ns |
| t_{BTH} | TCK [BSCAN] hold time | 10 | — | ns |
| t_{BTRF} | TCK [BSCAN] rise/fall time | 50 | — | mV/ns |
| t_{BTCO} | TAP controller falling edge of clock to output valid | — | 10 | ns |
| $t_{BTCODIS}$ | TAP controller falling edge of clock to output disabled | — | 10 | ns |
| t_{BTCOEN} | TAP controller falling edge of clock to output enabled | — | 10 | ns |
| t_{BTCRS} | BSCAN test capture register setup time | 8 | — | ns |
| t_{BTCRH} | BSCAN test capture register hold time | 25 | — | ns |
| t_{BUTCO} | BSCAN test update register, falling edge of clock to output valid | — | 25 | ns |
| $t_{BTUODIS}$ | BSCAN test update register, falling edge of clock to output disabled | — | 25 | ns |
| $t_{BTUOPEN}$ | BSCAN test update register, falling edge of clock to output enabled | — | 25 | ns |

Rev. A 0.19

**LCMXX640, LCMXO1200 and LCMXO2280 Logic Signal Connections:
144 TQFP**

| Pin Number | LCMXX640 | | | | LCMXX1200 | | | | LCMXX2280 | | | | |
|------------|---------------|------|---------------|--------------|---------------|------|----------------|--------------|---------------|--------|---------------|----------------|----|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential | |
| 1 | PL2A | 3 | | T | PL2A | 7 | | | T | PL2A | 7 | LUM0_PLLT_FB_A | T |
| 2 | PL2C | 3 | | T | PL2B | 7 | | | C | PL2B | 7 | LUM0_PLLC_FB_A | C |
| 3 | PL2B | 3 | | C | PL3A | 7 | | | T* | PL3A | 7 | | T* |
| 4 | PL3A | 3 | | T | PL3B | 7 | | | C* | PL3B | 7 | | C* |
| 5 | PL2D | 3 | | C | PL3C | 7 | | | T | PL3C | 7 | LUM0_PLLT_IN_A | T |
| 6 | PL3B | 3 | | C | PL3D | 7 | | | C | PL3D | 7 | LUM0_PLLC_IN_A | C |
| 7 | PL3C | 3 | | T | PL4A | 7 | | | T* | PL4A | 7 | | T* |
| 8 | PL3D | 3 | | C | PL4B | 7 | | | C* | PL4B | 7 | | C* |
| 9 | PL4A | 3 | | | PL4C | 7 | | | | PL4C | 7 | | |
| 10 | VCCIO3 | 3 | | | VCCIO7 | 7 | | | | VCCIO7 | 7 | | |
| 11 | GNDIO3 | 3 | | | GNDIO7 | 7 | | | | GNDIO7 | 7 | | |
| 12 | PL4D | 3 | | | PL5C | 7 | | | | PL6C | 7 | | |
| 13 | PL5A | 3 | | T | PL6A | 7 | | | T* | PL7A | 7 | | T* |
| 14 | PL5B | 3 | GSRN | C | PL6B | 7 | GSRN | | C* | PL7B | 7 | GSRN | C* |
| 15 | PL5D | 3 | | | PL6D | 7 | | | | PL7D | 7 | | |
| 16 | GND | - | | | GND | - | | | | GND | - | | |
| 17 | PL6C | 3 | | T | PL7C | 7 | | | T | PL9C | 7 | | T |
| 18 | PL6D | 3 | | C | PL7D | 7 | | | C | PL9D | 7 | | C |
| 19 | PL7A | 3 | | T | PL10A | 6 | | | T* | PL13A | 6 | | T* |
| 20 | PL7B | 3 | | C | PL10B | 6 | | | C* | PL13B | 6 | | C* |
| 21 | VCC | - | | | VCC | - | | | | VCC | - | | |
| 22 | PL8A | 3 | | T | PL11A | 6 | | | T* | PL13D | 6 | | |
| 23 | PL8B | 3 | | C | PL11B | 6 | | | C* | PL14D | 6 | | C |
| 24 | PL8C | 3 | TSALL | | PL11C | 6 | TSALL | | | PL14C | 6 | TSALL | T |
| 25 | PL9C | 3 | | T | PL12B | 6 | | | | PL15B | 6 | | |
| 26 | VCCIO3 | 3 | | | VCCIO6 | 6 | | | | VCCIO6 | 6 | | |
| 27 | GNDIO3 | 3 | | | GNDIO6 | 6 | | | | GNDIO6 | 6 | | |
| 28 | PL9D | 3 | | C | PL13D | 6 | | | | PL16D | 6 | | |
| 29 | PL10A | 3 | | T | PL14A | 6 | LLM0_PLLT_FB_A | T* | | PL17A | 6 | LLM0_PLLT_FB_A | T* |
| 30 | PL10B | 3 | | C | PL14B | 6 | LLM0_PLLC_FB_A | C* | | PL17B | 6 | LLM0_PLLC_FB_A | C* |
| 31 | PL10C | 3 | | T | PL14C | 6 | | | T | PL17C | 6 | | T |
| 32 | PL11A | 3 | | T | PL14D | 6 | | | C | PL17D | 6 | | C |
| 33 | PL10D | 3 | | C | PL15A | 6 | LLM0_PLLT_IN_A | T* | | PL18A | 6 | LLM0_PLLT_IN_A | T* |
| 34 | PL11C | 3 | | T | PL15B | 6 | LLM0_PLLC_IN_A | C* | | PL18B | 6 | LLM0_PLLC_IN_A | C* |
| 35 | PL11B | 3 | | C | PL16A | 6 | | | T | PL19A | 6 | | T |
| 36 | PL11D | 3 | | C | PL16B | 6 | | | C | PL19B | 6 | | C |
| 37 | GNDIO2 | 2 | | | GNDIO5 | 5 | | | | GNDIO5 | 5 | | |
| 38 | VCCIO2 | 2 | | | VCCIO5 | 5 | | | | VCCIO5 | 5 | | |
| 39 | TMS | 2 | TMS | | TMS | 5 | TMS | | | TMS | 5 | TMS | |
| 40 | PB2C | 2 | | | PB2C | 5 | | | T | PB2A | 5 | | T |
| 41 | PB3A | 2 | | T | PB2D | 5 | | | C | PB2B | 5 | | C |
| 42 | TCK | 2 | TCK | | TCK | 5 | TCK | | | TCK | 5 | TCK | |
| 43 | PB3B | 2 | | C | PB3A | 5 | | | T | PB3A | 5 | | T |
| 44 | PB3C | 2 | | T | PB3B | 5 | | | C | PB3B | 5 | | C |
| 45 | PB3D | 2 | | C | PB4A | 5 | | | T | PB4A | 5 | | T |
| 46 | PB4A | 2 | | T | PB4B | 5 | | | C | PB4B | 5 | | C |
| 47 | TDO | 2 | TDO | | TDO | 5 | TDO | | | TDO | 5 | TDO | |
| 48 | PB4B | 2 | | C | PB4D | 5 | | | | PB4D | 5 | | |
| 49 | PB4C | 2 | | T | PB5A | 5 | | | T | PB5A | 5 | | T |
| 50 | PB4D | 2 | | C | PB5B | 5 | | | C | PB5B | 5 | | C |

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 144 TQFP (Cont.)**

| Pin Number | LCMxo640 | | | | LCMxo1200 | | | | LCMxo2280 | | | | |
|------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|---------------|--------|---------------|--------------|----|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential | |
| 101 | PR3D | 1 | | C | PR4B | 2 | | | C* | PR5B | 2 | | C* |
| 102 | PR3C | 1 | | T | PR4A | 2 | | | T* | PR5A | 2 | | T* |
| 103 | PR3B | 1 | | C | PR3D | 2 | | | C | PR4D | 2 | | C |
| 104 | PR2D | 1 | | C | PR3C | 2 | | | T | PR4C | 2 | | T |
| 105 | PR3A | 1 | | T | PR3B | 2 | | | C* | PR4B | 2 | | C* |
| 106 | PR2B | 1 | | C | PR3A | 2 | | | T* | PR4A | 2 | | T* |
| 107 | PR2C | 1 | | T | PR2B | 2 | | | C | PR3B | 2 | | C* |
| 108 | PR2A | 1 | | T | PR2A | 2 | | | T | PR3A | 2 | | T* |
| 109 | PT9F | 0 | | C | PT11D | 1 | | | C | PT16D | 1 | | C |
| 110 | PT9D | 0 | | C | PT11C | 1 | | | T | PT16C | 1 | | T |
| 111 | PT9E | 0 | | T | PT11B | 1 | | | C | PT16B | 1 | | C |
| 112 | PT9B | 0 | | C | PT11A | 1 | | | T | PT16A | 1 | | T |
| 113 | PT9C | 0 | | T | PT10F | 1 | | | C | PT15D | 1 | | C |
| 114 | PT9A | 0 | | T | PT10E | 1 | | | T | PT15C | 1 | | T |
| 115 | PT8C | 0 | | | PT10D | 1 | | | C | PT14B | 1 | | C |
| 116 | PT8B | 0 | | C | PT10C | 1 | | | T | PT14A | 1 | | T |
| 117 | VCCIO0 | 0 | | | VCCIO1 | 1 | | | | VCCIO1 | 1 | | |
| 118 | GNDIO0 | 0 | | | GNDIO1 | 1 | | | | GNDIO1 | 1 | | |
| 119 | PT8A | 0 | | T | PT9F | 1 | | | C | PT12F | 1 | | C |
| 120 | PT7E | 0 | | | PT9E | 1 | | | T | PT12E | 1 | | T |
| 121 | PT7C | 0 | | | PT9B | 1 | | | C | PT12D | 1 | | C |
| 122 | PT7A | 0 | | | PT9A | 1 | | | T | PT12C | 1 | | T |
| 123 | GND | - | | | GND | - | | | | GND | - | | |
| 124 | PT6B | 0 | PCLK0_1*** | C | PT7D | 1 | PCLK1_1*** | | | PT10B | 1 | PCLK1_1*** | |
| 125 | PT6A | 0 | | T | PT7B | 1 | | | C | PT9D | 1 | | C |
| 126 | PT5C | 0 | | | PT7A | 1 | | | T | PT9C | 1 | | T |
| 127 | PT5B | 0 | PCLK0_0*** | | PT6F | 0 | PCLK1_0*** | | | PT9B | 1 | PCLK1_0*** | |
| 128 | VCCAUX | - | | | VCCAUX | - | | | | VCCAUX | - | | |
| 129 | VCC | - | | | VCC | - | | | | VCC | - | | |
| 130 | PT4D | 0 | | | PT5D | 0 | | | C | PT7B | 0 | | C |
| 131 | PT4B | 0 | | C | PT5C | 0 | | | T | PT7A | 0 | | T |
| 132 | PT4A | 0 | | T | PT5B | 0 | | | C | PT6D | 0 | | |
| 133 | PT3F | 0 | | | PT5A | 0 | | | T | PT6E | 0 | | T |
| 134 | PT3D | 0 | | | PT4B | 0 | | | | PT6F | 0 | | C |
| 135 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | | VCCIO0 | 0 | | |
| 136 | GNDIO0 | 0 | | | GNDIO0 | 0 | | | | GNDIO0 | 0 | | |
| 137 | PT3B | 0 | | C | PT3D | 0 | | | C | PT4B | 0 | | T |
| 138 | PT2F | 0 | | C | PT3C | 0 | | | T | PT4A | 0 | | C |
| 139 | PT3A | 0 | | T | PT3B | 0 | | | C | PT3B | 0 | | C |
| 140 | PT2D | 0 | | C | PT3A | 0 | | | T | PT3A | 0 | | T |
| 141 | PT2E | 0 | | T | PT2D | 0 | | | C | PT2D | 0 | | C |
| 142 | PT2B | 0 | | C | PT2C | 0 | | | T | PT2C | 0 | | T |
| 143 | PT2C | 0 | | T | PT2B | 0 | | | C | PT2B | 0 | | C |
| 144 | PT2A | 0 | | T | PT2A | 0 | | | T | PT2A | 0 | | T |

*Supports true LVDS outputs.

**NC for "E" devices.

***Primary clock inputs are single-ended.

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
 256 caBGA / 256 ftBGA (Cont.)**

| LCMxo640 | | | | | LCMxo1200 | | | | LCMxo2280 | | | | | |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| E11 | NC | | | | E11 | PT10D | 1 | | C | E11 | PT15B | 1 | | C |
| E10 | NC | | | | E10 | PT10C | 1 | | T | E10 | PT15A | 1 | | T |
| D12 | PT9D | 0 | | C | D12 | PT10B | 1 | | C | D12 | PT14D | 1 | | C |
| D11 | PT9C | 0 | | T | D11 | PT10A | 1 | | T | D11 | PT14C | 1 | | T |
| A14 | PT7F | 0 | | C | A14 | PT9F | 1 | | C | A14 | PT14B | 1 | | C |
| A13 | PT7E | 0 | | T | A13 | PT9E | 1 | | T | A13 | PT14A | 1 | | T |
| C12 | PT8B | 0 | | C | C12 | PT9D | 1 | | C | C12 | PT13D | 1 | | C |
| C11 | PT8A | 0 | | T | C11 | PT9C | 1 | | T | C11 | PT13C | 1 | | T |
| - | - | | | VCCIO1 | VCCIO1 | VCCIO1 | 1 | | | VCCIO1 | VCCIO1 | 1 | | |
| - | - | | | GND | GNDIO1 | GNDIO1 | 1 | | | GND | GNDIO1 | 1 | | |
| B12 | PT7B | 0 | | C | B12 | PT9B | 1 | | C | B12 | PT12D | 1 | | C |
| B11 | PT7A | 0 | | T | B11 | PT9A | 1 | | T | B11 | PT12C | 1 | | T |
| A12 | PT7D | 0 | | C | A12 | PT8F | 1 | | C | A12 | PT12B | 1 | | C |
| A11 | PT7C | 0 | | T | A11 | PT8E | 1 | | T | A11 | PT12A | 1 | | T |
| GND | GND | - | | GND | GND | GND | - | | | GND | GND | - | | |
| B10 | PT5D | 0 | | C | B10 | PT8D | 1 | | C | B10 | PT11B | 1 | | C |
| B9 | PT5C | 0 | | T | B9 | PT8C | 1 | | T | B9 | PT11A | 1 | | T |
| D10 | PT8D | 0 | | C | D10 | PT8B | 1 | | C | D10 | PT10F | 1 | | C |
| D9 | PT8C | 0 | | T | D9 | PT8A | 1 | | T | D9 | PT10E | 1 | | T |
| - | - | | | VCCIO1 | VCCIO1 | VCCIO1 | 1 | | | VCCIO1 | VCCIO1 | 1 | | |
| - | - | | | GND | GNDIO1 | GNDIO1 | 1 | | | GND | GNDIO1 | 1 | | |
| C10 | PT6D | 0 | | C | C10 | PT7F | 1 | | C | C10 | PT10D | 1 | | C |
| C9 | PT6C | 0 | | T | C9 | PT7E | 1 | | T | C9 | PT10C | 1 | | T |
| A9 | PT6B | 0 | PCLK0_1*** | C | A9 | PT7D | 1 | PCLK1_1*** | C | A9 | PT10B | 1 | PCLK1_1*** | C |
| A10 | PT6A | 0 | | T | A10 | PT7C | 1 | | T | A10 | PT10A | 1 | | T |
| E9 | PT9B | 0 | | C | E9 | PT7B | 1 | | C | E9 | PT9D | 1 | | C |
| E8 | PT9A | 0 | | T | E8 | PT7A | 1 | | T | E8 | PT9C | 1 | | T |
| D7 | PT5B | 0 | PCLK0_0*** | C | D7 | PT6F | 0 | PCLK1_0*** | C | D7 | PT9B | 1 | PCLK1_0*** | C |
| D8 | PT5A | 0 | | T | D8 | PT6E | 0 | | T | D8 | PT9A | 1 | | T |
| VCCIO0 | VCCIO0 | 0 | | VCCIO0 | VCCIO0 | VCCIO0 | 0 | | | VCCIO0 | VCCIO0 | 0 | | |
| GND | GNDIO0 | 0 | | GND | GNDIO0 | GNDIO0 | 0 | | | GND | GNDIO0 | 0 | | |
| C8 | PT4F | 0 | | C | C8 | PT6D | 0 | | C | C8 | PT8D | 0 | | C |
| B8 | PT4E | 0 | | T | B8 | PT6C | 0 | | T | B8 | PT8C | 0 | | T |
| A8 | VCCAUX | - | | A8 | VCCAUX | VCCAUX | - | | | A8 | VCCAUX | - | | |
| A7 | PT4D | 0 | | C | A7 | PT6B | 0 | | C | A7 | PT7D | 0 | | C |
| A6 | PT4C | 0 | | T | A6 | PT6A | 0 | | T | A6 | PT7C | 0 | | T |
| VCC | VCC | - | | VCC | VCC | VCC | - | | | VCC | VCC | - | | |
| B7 | PT4B | 0 | | C | B7 | PT5F | 0 | | C | B7 | PT7B | 0 | | C |
| B6 | PT4A | 0 | | T | B6 | PT5E | 0 | | T | B6 | PT7A | 0 | | T |
| C6 | PT3C | 0 | | T | C6 | PT5C | 0 | | T | C6 | PT6A | 0 | | T |
| C7 | PT3D | 0 | | C | C7 | PT5D | 0 | | C | C7 | PT6B | 0 | | C |
| A5 | PT3E | 0 | | T | A5 | PT5A | 0 | | T | A5 | PT6C | 0 | | T |
| A4 | PT3F | 0 | | C | A4 | PT5B | 0 | | C | A4 | PT6D | 0 | | C |
| E7 | NC | | | E7 | PT4C | 0 | | T | E7 | PT6E | 0 | | T | |
| E6 | NC | | | E6 | PT4D | 0 | | C | E6 | PT6F | 0 | | C | |
| B5 | PT3B | 0 | | C | B5 | PT3F | 0 | | C | B5 | PT5D | 0 | | C |
| B4 | PT3A | 0 | | T | B4 | PT3E | 0 | | T | B4 | PT5C | 0 | | T |
| D5 | PT2D | 0 | | C | D5 | PT3D | 0 | | C | D5 | PT5B | 0 | | C |
| D6 | PT2C | 0 | | T | D6 | PT3C | 0 | | T | D6 | PT5A | 0 | | T |
| C4 | PT2E | 0 | | T | C4 | PT4A | 0 | | T | C4 | PT4A | 0 | | T |
| C5 | PT2F | 0 | | C | C5 | PT4B | 0 | | C | C5 | PT4B | 0 | | C |
| - | - | - | | - | - | - | - | | | GND | GND | - | | |
| D4 | NC | | | D4 | PT2D | 0 | | C | D4 | PT3D | 0 | | C | |

LCMxo2280 Logic Signal Connections: 324 ftBGA

| LCMxo2280 | | | | |
|-------------|---------------|------|----------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| GND | GNDIO7 | 7 | | |
| VCCIO7 | VCCIO7 | 7 | | |
| D4 | PL2A | 7 | LUM0_PLLT_FB_A | T |
| F5 | PL2B | 7 | LUM0_PLLC_FB_A | C |
| B3 | PL3A | 7 | | T* |
| C3 | PL3B | 7 | | C* |
| E4 | PL3C | 7 | LUM0_PLLT_IN_A | T |
| G6 | PL3D | 7 | LUM0_PLLC_IN_A | C |
| A1 | PL4A | 7 | | T* |
| B1 | PL4B | 7 | | C* |
| F4 | PL4C | 7 | | T |
| VCC | VCC | - | | |
| E3 | PL4D | 7 | | C |
| D2 | PL5A | 7 | | T* |
| D3 | PL5B | 7 | | C* |
| G5 | PL5C | 7 | | T |
| F3 | PL5D | 7 | | C |
| C2 | PL6A | 7 | | T* |
| VCCIO7 | VCCIO7 | 7 | | |
| GND | GNDIO7 | 7 | | |
| C1 | PL6B | 7 | | C* |
| H5 | PL6C | 7 | | T |
| G4 | PL6D | 7 | | C |
| E2 | PL7A | 7 | | T* |
| D1 | PL7B | 7 | GSRN | C* |
| J6 | PL7C | 7 | | T |
| H4 | PL7D | 7 | | C |
| F2 | PL8A | 7 | | T* |
| E1 | PL8B | 7 | | C* |
| GND | GND | - | | |
| J3 | PL8C | 7 | | T |
| J5 | PL8D | 7 | | C |
| G3 | PL9A | 7 | | T* |
| H3 | PL9B | 7 | | C* |
| K3 | PL9C | 7 | | T |
| K5 | PL9D | 7 | | C |
| F1 | PL10A | 7 | | T* |
| VCCIO7 | VCCIO7 | 7 | | |
| GND | GNDIO7 | 7 | | |
| G1 | PL10B | 7 | | C* |
| K4 | PL10C | 7 | | T |
| K6 | PL10D | 7 | | C |


MachXO Family Data Sheet

Ordering Information

June 2013


Data Sheet DS1002

Part Number Description



Ordering Information

Note: MachXO devices are dual marked except the slowest commercial speed grade device.
For example the commercial speed grade LCMXO640E-4F256C is also marked with industrial grade -3I grade.
The slowest commercial speed grade does not have industrial markings.
The markings appears as follows:



| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo1200E-3T100C | 1200 | 1.2V | 73 | -3 | TQFP | 100 | COM |
| LCMxo1200E-4T100C | 1200 | 1.2V | 73 | -4 | TQFP | 100 | COM |
| LCMxo1200E-5T100C | 1200 | 1.2V | 73 | -5 | TQFP | 100 | COM |
| LCMxo1200E-3T144C | 1200 | 1.2V | 113 | -3 | TQFP | 144 | COM |
| LCMxo1200E-4T144C | 1200 | 1.2V | 113 | -4 | TQFP | 144 | COM |
| LCMxo1200E-5T144C | 1200 | 1.2V | 113 | -5 | TQFP | 144 | COM |
| LCMxo1200E-3M132C | 1200 | 1.2V | 101 | -3 | csBGA | 132 | COM |
| LCMxo1200E-4M132C | 1200 | 1.2V | 101 | -4 | csBGA | 132 | COM |
| LCMxo1200E-5M132C | 1200 | 1.2V | 101 | -5 | csBGA | 132 | COM |
| LCMxo1200E-3B256C | 1200 | 1.2V | 211 | -3 | caBGA | 256 | COM |
| LCMxo1200E-4B256C | 1200 | 1.2V | 211 | -4 | caBGA | 256 | COM |
| LCMxo1200E-5B256C | 1200 | 1.2V | 211 | -5 | caBGA | 256 | COM |
| LCMxo1200E-3FT256C | 1200 | 1.2V | 211 | -3 | ftBGA | 256 | COM |
| LCMxo1200E-4FT256C | 1200 | 1.2V | 211 | -4 | ftBGA | 256 | COM |
| LCMxo1200E-5FT256C | 1200 | 1.2V | 211 | -5 | ftBGA | 256 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo2280E-3T100C | 2280 | 1.2V | 73 | -3 | TQFP | 100 | COM |
| LCMxo2280E-4T100C | 2280 | 1.2V | 73 | -4 | TQFP | 100 | COM |
| LCMxo2280E-5T100C | 2280 | 1.2V | 73 | -5 | TQFP | 100 | COM |
| LCMxo2280E-3T144C | 2280 | 1.2V | 113 | -3 | TQFP | 144 | COM |
| LCMxo2280E-4T144C | 2280 | 1.2V | 113 | -4 | TQFP | 144 | COM |
| LCMxo2280E-5T144C | 2280 | 1.2V | 113 | -5 | TQFP | 144 | COM |
| LCMxo2280E-3M132C | 2280 | 1.2V | 101 | -3 | csBGA | 132 | COM |
| LCMxo2280E-4M132C | 2280 | 1.2V | 101 | -4 | csBGA | 132 | COM |
| LCMxo2280E-5M132C | 2280 | 1.2V | 101 | -5 | csBGA | 132 | COM |
| LCMxo2280E-3B256C | 2280 | 1.2V | 211 | -3 | caBGA | 256 | COM |
| LCMxo2280E-4B256C | 2280 | 1.2V | 211 | -4 | caBGA | 256 | COM |
| LCMxo2280E-5B256C | 2280 | 1.2V | 211 | -5 | caBGA | 256 | COM |
| LCMxo2280E-3FT256C | 2280 | 1.2V | 211 | -3 | ftBGA | 256 | COM |
| LCMxo2280E-4FT256C | 2280 | 1.2V | 211 | -4 | ftBGA | 256 | COM |
| LCMxo2280E-5FT256C | 2280 | 1.2V | 211 | -5 | ftBGA | 256 | COM |
| LCMxo2280E-3FT324C | 2280 | 1.2V | 271 | -3 | ftBGA | 324 | COM |
| LCMxo2280E-4FT324C | 2280 | 1.2V | 271 | -4 | ftBGA | 324 | COM |
| LCMxo2280E-5FT324C | 2280 | 1.2V | 271 | -5 | ftBGA | 324 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo256E-3T100I | 256 | 1.2V | 78 | -3 | TQFP | 100 | IND |
| LCMxo256E-4T100I | 256 | 1.2V | 78 | -4 | TQFP | 100 | IND |
| LCMxo256E-3M100I | 256 | 1.2V | 78 | -3 | csBGA | 100 | IND |
| LCMxo256E-4M100I | 256 | 1.2V | 78 | -4 | csBGA | 100 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo640E-3T100I | 640 | 1.2V | 74 | -3 | TQFP | 100 | IND |
| LCMxo640E-4T100I | 640 | 1.2V | 74 | -4 | TQFP | 100 | IND |
| LCMxo640E-3M100I | 640 | 1.2V | 74 | -3 | csBGA | 100 | IND |
| LCMxo640E-4M100I | 640 | 1.2V | 74 | -4 | csBGA | 100 | IND |
| LCMxo640E-3T144I | 640 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo640E-4T144I | 640 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo640E-3M132I | 640 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo640E-4M132I | 640 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo640E-3B256I | 640 | 1.2V | 159 | -3 | caBGA | 256 | IND |
| LCMxo640E-4B256I | 640 | 1.2V | 159 | -4 | caBGA | 256 | IND |
| LCMxo640E-3FT256I | 640 | 1.2V | 159 | -3 | ftBGA | 256 | IND |
| LCMxo640E-4FT256I | 640 | 1.2V | 159 | -4 | ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo1200E-3T100I | 1200 | 1.2V | 73 | -3 | TQFP | 100 | IND |
| LCMxo1200E-4T100I | 1200 | 1.2V | 73 | -4 | TQFP | 100 | IND |
| LCMxo1200E-3T144I | 1200 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo1200E-4T144I | 1200 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo1200E-3M132I | 1200 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo1200E-4M132I | 1200 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo1200E-3B256I | 1200 | 1.2V | 211 | -3 | caBGA | 256 | IND |
| LCMxo1200E-4B256I | 1200 | 1.2V | 211 | -4 | caBGA | 256 | IND |
| LCMxo1200E-3FT256I | 1200 | 1.2V | 211 | -3 | ftBGA | 256 | IND |
| LCMxo1200E-4FT256I | 1200 | 1.2V | 211 | -4 | ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMxo2280E-3T100I | 2280 | 1.2V | 73 | -3 | TQFP | 100 | IND |
| LCMxo2280E-4T100I | 2280 | 1.2V | 73 | -4 | TQFP | 100 | IND |
| LCMxo2280E-3T144I | 2280 | 1.2V | 113 | -3 | TQFP | 144 | IND |
| LCMxo2280E-4T144I | 2280 | 1.2V | 113 | -4 | TQFP | 144 | IND |
| LCMxo2280E-3M132I | 2280 | 1.2V | 101 | -3 | csBGA | 132 | IND |
| LCMxo2280E-4M132I | 2280 | 1.2V | 101 | -4 | csBGA | 132 | IND |
| LCMxo2280E-3B256I | 2280 | 1.2V | 211 | -3 | caBGA | 256 | IND |
| LCMxo2280E-4B256I | 2280 | 1.2V | 211 | -4 | caBGA | 256 | IND |
| LCMxo2280E-3FT256I | 2280 | 1.2V | 211 | -3 | ftBGA | 256 | IND |
| LCMxo2280E-4FT256I | 2280 | 1.2V | 211 | -4 | ftBGA | 256 | IND |
| LCMxo2280E-3FT324I | 2280 | 1.2V | 271 | -3 | ftBGA | 324 | IND |
| LCMxo2280E-4FT324I | 2280 | 1.2V | 271 | -4 | ftBGA | 324 | IND |



MachXO Family Data Sheet

Supplemental Information

June 2013

Data Sheet DS1002

For Further Information

A variety of technical notes for the MachXO family are available on the Lattice web site.

- TN1091, [MachXO sysIO Usage Guide](#)
- TN1089, [MachXO sysCLOCK Design and Usage Guide](#)
- TN1092, [Memory Usage Guide for MachXO Devices](#)
- TN1090, [Power Estimation and Management for MachXO Devices](#)
- TN1086, [MachXO JTAG Programming and Configuration User's Guide](#)
- TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#)
- TN1097, [MachXO Density Migration](#)
- AN8066, [Boundary Scan Testability with Lattice sysIO Capability](#)

For further information on interface standards refer to the following web sites:

- JEDEC Standards (LVTTL, LVCMOS): [www.jedec.org](#)
- PCI: [www.pcisig.com](#)



MachXO Family Data Sheet

Revision History

June 2013

Data Sheet DS1002

Revision History

| Date | Version | Section | Change Summary |
|---------------|---------|----------------------------------|--|
| February 2005 | 01.0 | — | Initial release. |
| October 2005 | 01.1 | Introduction | Distributed RAM information in family table updated. Added footnote 1 - fpBGA packaging to the family selection guide. |
| | | Architecture | sysIO Buffer section updated. |
| | | | Hot Socketing section updated. |
| | | | Sleep Mode section updated. |
| | | | SLEEP Pin Characteristics section updated. |
| | | | Oscillator section updated. |
| | | DC and Switching Characteristics | Security section updated. |
| | | | Recommended Operating Conditions table updated. |
| | | | DC Electrical Characteristics table updated. |
| | | | Supply Current (Sleep Mode) table added with LCMXO256/640 data. |
| | | | Supply Current (Standby) table updated with LCMXO256/640 data. |
| | | | Initialization Supply Current table updated with LCMXO256/640 data. |
| | | | Programming and Erase Flash Supply Current table updated with LCMXO256/640 data. |
| | | | Register-to-Register Performance table updated (rev. A 0.16). |
| | | | External Switching Characteristics table updated (rev. A 0.16). |
| | | | Internal Timing Parameter table updated (rev. A 0.16). |
| | | | Family Timing Adders updated (rev. A 0.16). |
| | | | sysCLOCK Timingupdated (rev. A 0.16). |
| | | | MachXO "C" Sleep Mode Timing updated (A 0.16). |
| | | Pinout Information | JTAG Port Timing Specification updated (rev. A 0.16). |
| | | | SLEEPIN description updated. |
| | | | Pin Information Summary updated. |
| | | | Power Supply and NC Connection table has been updated. |
| | | Ordering Information | Logic Signal Connection section has been updated to include all devices/packages. |
| | | | Part Number Description section has been updated. |
| | | | Ordering Part Number section has been updated (added LCMXO256C/ LCMXO640C "4W"). |
| | | Supplemental Information | MachXO Density Migration Technical Note (TN1097) added. |
| November 2005 | 01.2 | Pinout Information | Added "Power Supply and NC Connections" summary information for LCMXO1200 and LCMXO2280 in 100 TQFP package. |
| December 2005 | 01.3 | DC and Switching Characteristics | Supply Current (Standby) table updated with LCMXO1200/2280 data. |
| | | Ordering Information | Ordering Part Number section updated (added LCMXO2280C "4W"). |
| April 2006 | 02.0 | Introduction | Introduction paragraphs updated. |
| | | Architecture | Architecture Overview paragraphs updated. |

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

| Date | Version | Section | Change Summary |
|-----------------------|-----------------|----------------------------------|---|
| April 2006 (cont.) | 02.0 (cont.) | Architecture (cont.) | <p>"Top View of the MachXO1200 Device" figure updated.</p> <p>"Top View of the MachXO640 Device" figure updated.</p> <p>"Top View of the MachXO256 Device" figure updated.</p> <p>"Slice Diagram" figure updated.</p> <p>Slice Signal Descriptions table updated.</p> <p>Routing section updated.</p> <p>sysCLOCK Phase Locked Loops (PLLs) section updated.</p> <p>PLL Diagram updated.</p> <p>PLL Signal Descriptions table updated.</p> <p>sysMEM Memory section has been updated.</p> <p>PIO Groups section has been updated.</p> <p>PIO section has been updated.</p> <p>MachXO PIO Block Diagram updated.</p> <p>Supported Input Standards table updated.</p> <p>MachXO Configuration and Programming diagram updated.</p> |
| | | DC and Switching Characteristics | <p>Recommended Operating Conditions table - footnotes updated.</p> <p>MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.</p> <p>Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.</p> <p>DC Electrical Characteristics, footnotes have been updated.</p> <p>Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.</p> <p>Supply Current (Standby) table and associated footnotes updated.</p> <p>Initialization Supply Current table and footnotes updated.</p> <p>Programming and Erase Flash Supply Current table and associated footnotes have been updated.</p> <p>Register-to-Register Performance table updated (rev. A 0.19).</p> <p>MachXO External Switching Characteristics updated (rev. A 0.19).</p> <p>MachXO Internal Timing Parameters updated (rev. A 0.19).</p> <p>MachXO Family Timing Adders updated (rev. A 0.19).</p> <p>sysCLOCK Timing updated (rev. A 0.19).</p> <p>MachXO "C" Sleep Mode Timing updated (A 0.19).</p> <p>JTAG Port Timing Specification updated (rev. A 0.19).</p> <p>Test Fixture Required Components table updated.</p> |
| | | Pinout Information | <p>Signal Descriptions have been updated.</p> <p>Pin Information Summary has been updated. Footnote has been added.</p> <p>Power Supply and NC Connection table has been updated.</p> <p>Logic Signal Connections have been updated (PCLKTx_x --> PCLKx_x)</p> |
| | | Ordering Information | <p>Removed "4W" references.</p> <p>Added 256-ftBGA Ordering Part Numbers for MachXO640.</p> |
| May 2006 | 02.1 | Pinout Information | <p>Removed [LOC][0]_PLL_RST from Signal Description table.</p> <p>PCLK footnote has been added to all appropriate pins.</p> |
| August 2006 | 02.2 | Multiple | Removed 256 fpBGA information for MachXO640. |