



Welcome to [E-XFL.COM](http://E-XFL.COM)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 150   |
| Number of Logic Elements/Cells | 1200  |
| Total RAM Bits                 | 9421  |
| Number of I/O                  | 73  |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 1.26V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 100-LQFP  |
| Supplier Device Package        | 100-TQFP (14x14)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200e-4t100c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200e-4t100c</a> |

There are 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent Slice/PFU). There are 7 outputs: 6 to the routing and one to the carry-chain (to the adjacent Slice/PFU). Table 2-1 lists the signals associated with each Slice.

**Figure 2-5. Slice Diagram**




Notes:  
Some inter-Slice signals are not shown.  
\* Only PFUs at the edges have fast connections to the I/O cell.

**Table 2-1. Slice Signal Descriptions**

| Function | Type             | Signal Names   | Description  |
|----------|------------------|----------------|--|
| Input    | Data signal      | A0, B0, C0, D0 | Inputs to LUT4   |
| Input    | Data signal      | A1, B1, C1, D1 | Inputs to LUT4   |
| Input    | Multi-purpose    | M0/M1          | Multipurpose Input   |
| Input    | Control signal   | CE             | Clock Enable   |
| Input    | Control signal   | LSR            | Local Set/Reset  |
| Input    | Control signal   | CLK            | System Clock   |
| Input    | Inter-PFU signal | FCIN           | Fast Carry In <sup>1</sup>   |
| Output   | Data signals     | F0, F1         | LUT4 output register bypass signals                                  |
| Output   | Data signals     | Q0, Q1         | Register Outputs   |
| Output   | Data signals     | OFX0           | Output of a LUT5 MUX   |
| Output   | Data signals     | OFX1           | Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the Slice |
| Output   | Inter-PFU signal | FCO            | Fast Carry Out <sup>1</sup>  |

1. See Figure 2-4 for connection details.  
2. Requires two PFUs.

**Figure 2-6. Distributed Memory Primitives**



**ROM Mode:** The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

**PFU Modes of Operation**

Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

**Table 2-4. PFU Modes of Operation**

| Logic                      | Ripple            | RAM                        | ROM         |
|----------------------------|-------------------|----------------------------|-------------|
| LUT 4x8 or<br>MUX 2x1 x 8  | 2-bit Add x 4     | SPR16x2 x 4<br>DPR16x2 x 2 | ROM16x1 x 8 |
| LUT 5x4 or<br>MUX 4x1 x 4  | 2-bit Sub x 4     | SPR16x4 x 2<br>DPR16x4 x 1 | ROM16x2 x 4 |
| LUT 6x 2 or<br>MUX 8x1 x 2 | 2-bit Counter x 4 | SPR16x8 x 1                | ROM16x4 x 2 |
| LUT 7x1 or<br>MUX 16x1 x 1 | 2-bit Comp x 4    |                            | ROM16x8 x 1 |

**Routing**

There are many resources provided in the MachXO devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.


The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

## Clock/Control Distribution Network

The MachXO family of devices provides global signals that are available to all PFUs. These signals consist of four primary clocks and four secondary clocks. Primary clock signals are generated from four 16:1 muxes as shown in Figure 2-7 and Figure 2-8. The available clock sources for the MachXO256 and MachXO640 devices are four dual function clock pins and 12 internal routing signals. The available clock sources for the MachXO1200 and MachXO2280 devices are four dual function clock pins, up to nine internal routing signals and up to six PLL outputs.

**Figure 2-7. Primary Clocks for MachXO256 and MachXO640 Devices**




output data signals are multiplexed and provide a single signal to the I/O pin via the sysIO buffer. Figure 2-17 shows the MachXO PIO logic.

The tristate control signal is multiplexed from the output data signals and their complements. In addition a global signal (TSALL) from a dedicated pad can be used to tristate the sysIO buffer.

The PIO receives an input signal from the pin via the sysIO buffer and provides this signal to the core of the device. In addition there are programmable elements that can be utilized by the design tools to avoid positive hold times.

**Figure 2-17. MachXO PIO Block Diagram**



## sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, TTL, BLVDS, LVDS and LVPECL.

In the MachXO devices, single-ended output buffers and ratioed input buffers (LVTTTL, LVCMOS and PCI) are powered using V<sub>CCIO</sub>. In addition to the Bank V<sub>CCIO</sub> supplies, the MachXO devices have a V<sub>CC</sub> core logic power supply, and a V<sub>CCAUX</sub> supply that powers up a variety of internal circuits including all the differential and referenced input buffers.

MachXO256 and MachXO640 devices contain single-ended input buffers and single-ended output buffers with complementary outputs on all the I/O Banks.

MachXO1200 and MachXO2280 devices contain two types of sysIO buffer pairs.

### 1. Top and Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the top and bottom Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (for ratioed or absolute input levels). The I/O pairs on the top and bottom

of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The PCI clamp is enabled after  $V_{CC}$ ,  $V_{CCAUX}$ , and  $V_{CCIO}$  are at valid operating levels and the device has been configured.

The two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

## 2. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a differential driver per output pair. The referenced input buffer can also be configured as a differential input buffer. In these Banks the two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCAUX}$  have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user’s responsibility to ensure that all  $V_{CCIO}$  Banks are active with valid input logic levels to properly control the output logic states of all the I/O Banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-up to  $V_{CCIO}$ . The I/O pins will maintain the blank configuration until  $V_{CC}$ ,  $V_{CCAUX}$  and  $V_{CCIO}$  have reached satisfactory levels at which time the I/Os will take on the user-configured settings.

The  $V_{CC}$  and  $V_{CCAUX}$  supply the power to the FPGA core fabric, whereas the  $V_{CCIO}$  supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers should be powered up along with the FPGA core fabric. Therefore,  $V_{CCIO}$  supplies should be powered up before or together with the  $V_{CC}$  and  $V_{CCAUX}$  supplies

### Supported Standards

The MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTTL. The buffer supports the LVTTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and LVPECL output emulation is supported on all devices. The MachXO1200 and MachXO2280 support on-chip LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS, BLVDS and LVPECL are supported on all Banks of MachXO1200 and MachXO2280 devices. PCI support is provided in the top Banks of the MachXO1200 and MachXO2280 devices. Table 2-8 summarizes the I/O characteristics of the devices in the MachXO family.

Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical documentation at the end of this data sheet.

**Table 2-10. Supported Output Standards**

| Output Standard                | Drive                | V <sub>CCIO</sub> (Typ.) |
|--------------------------------|----------------------|--------------------------|
| <b>Single-ended Interfaces</b> |                      |                          |
| LVTTTL                         | 4mA, 8mA, 12mA, 16mA | 3.3                      |
| LVC MOS33                      | 4mA, 8mA, 12mA, 14mA | 3.3                      |
| LVC MOS25                      | 4mA, 8mA, 12mA, 14mA | 2.5                      |
| LVC MOS18                      | 4mA, 8mA, 12mA, 14mA | 1.8                      |
| LVC MOS15                      | 4mA, 8mA             | 1.5                      |
| LVC MOS12                      | 2mA, 6mA             | 1.2                      |
| LVC MOS33, Open Drain          | 4mA, 8mA, 12mA, 14mA | —                        |
| LVC MOS25, Open Drain          | 4mA, 8mA, 12mA, 14mA | —                        |
| LVC MOS18, Open Drain          | 4mA, 8mA, 12mA, 14mA | —                        |
| LVC MOS15, Open Drain          | 4mA, 8mA             | —                        |
| LVC MOS12, Open Drain          | 2mA, 6mA             | —                        |
| PCI33 <sup>3</sup>             | N/A                  | 3.3                      |
| <b>Differential Interfaces</b> |                      |                          |
| LVDS <sup>1,2</sup>            | N/A                  | 2.5                      |
| BLVDS, RSDS <sup>2</sup>       | N/A                  | 2.5                      |
| LVPECL <sup>2</sup>            | N/A                  | 3.3                      |

1. MachXO1200 and MachXO2280 devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.

3. Top Banks of MachXO1200 and MachXO2280 devices only.

## sysIO Buffer Banks

The number of Banks vary between the devices of this family. Eight Banks surround the two larger devices, the MachXO1200 and MachXO2280 (two Banks per side). The MachXO640 has four Banks (one Bank per side). The smallest member of this family, the MachXO256, has only two Banks.


Each sysIO buffer Bank is capable of supporting multiple I/O standards. Each Bank has its own I/O supply voltage (V<sub>CCIO</sub>) which allows it to be completely independent from the other Banks. Figure 2-18, Figure 2-18, Figure 2-20 and Figure 2-21 shows the sysIO Banks and their associated supplies for all devices.

## MachXO “C” Sleep Mode Timing

| Symbol        | Parameter                | Device    | Min. | Typ. | Max  | Units   |
|---------------|--------------------------|-----------|------|------|------|---------|
| $t_{PWRDN}$   | SLEEPN Low to Power Down | All       | —    | —    | 400  | ns      |
| $t_{PWRUP}$   | SLEEPN High to Power Up  | LCMXO256  | —    | —    | 400  | $\mu$ s |
|               |                          | LCMXO640  | —    | —    | 600  | $\mu$ s |
|               |                          | LCMXO1200 | —    | —    | 800  | $\mu$ s |
|               |                          | LCMXO2280 | —    | —    | 1000 | $\mu$ s |
| $t_{WSLEEPN}$ | SLEEPN Pulse Width       | All       | 400  | —    | —    | ns      |
| $t_{WAWAKE}$  | SLEEPN Pulse Rejection   | All       | —    | —    | 100  | ns      |

Rev. A 0.19

## Flash Download Time



| Symbol        | Parameter  | Min.      | Typ. | Max. | Units |    |
|---------------|--|-----------|------|------|-------|----|
| $t_{REFRESH}$ | Minimum $V_{CC}$ or $V_{CCAUX}$ (later of the two supplies) to Device I/O Active | LCMXO256  | —    | —    | 0.4   | ms |
|               |  | LCMXO640  | —    | —    | 0.6   | ms |
|               |  | LCMXO1200 | —    | —    | 0.8   | ms |
|               |  | LCMXO2280 | —    | —    | 1.0   | ms |

## JTAG Port Timing Specifications

| Symbol        | Parameter  | Min. | Max. | Units |
|---------------|--|------|------|-------|
| $f_{MAX}$     | TCK [BSCAN] clock frequency  | —    | 25   | MHz   |
| $t_{BTCP}$    | TCK [BSCAN] clock pulse width  | 40   | —    | ns    |
| $t_{BTCPH}$   | TCK [BSCAN] clock pulse width high                                   | 20   | —    | ns    |
| $t_{BTCPL}$   | TCK [BSCAN] clock pulse width low                                    | 20   | —    | ns    |
| $t_{BTS}$     | TCK [BSCAN] setup time   | 8    | —    | ns    |
| $t_{BTH}$     | TCK [BSCAN] hold time  | 10   | —    | ns    |
| $t_{BTRF}$    | TCK [BSCAN] rise/fall time   | 50   | —    | mV/ns |
| $t_{BTCO}$    | TAP controller falling edge of clock to output valid                 | —    | 10   | ns    |
| $t_{BTCODIS}$ | TAP controller falling edge of clock to output disabled              | —    | 10   | ns    |
| $t_{BTCOEN}$  | TAP controller falling edge of clock to output enabled               | —    | 10   | ns    |
| $t_{BTCRS}$   | BSCAN test capture register setup time                               | 8    | —    | ns    |
| $t_{BTCRH}$   | BSCAN test capture register hold time                                | 25   | —    | ns    |
| $t_{BUTCO}$   | BSCAN test update register, falling edge of clock to output valid    | —    | 25   | ns    |
| $t_{BUODIS}$  | BSCAN test update register, falling edge of clock to output disabled | —    | 25   | ns    |
| $t_{BUPOEN}$  | BSCAN test update register, falling edge of clock to output enabled  | —    | 25   | ns    |

Rev. A 0.19



**LCMX0256 and LCMX0640 Logic Signal Connections: 100 TQFP (Cont.)**

| Pin Number | LCMX0256      |      |               |              | LCMX0640      |      |               |              |
|------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|
|            | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 43         | PB4A          | 1    |               | T            | PB8B          | 2    |               |              |
| 44         | PB4B          | 1    |               | C            | PB8C          | 2    |               | T            |
| 45         | PB4C          | 1    |               | T            | PB8D          | 2    |               | C            |
| 46         | PB4D          | 1    |               | C            | PB9A          | 2    |               |              |
| 47         | PB5A          | 1    |               |              | PB9C          | 2    |               | T            |
| 48*        | SLEEPN        | -    | SLEEPN        |              | SLEEPN        | -    | SLEEPN        |              |
| 49         | PB5C          | 1    |               | T            | PB9D          | 2    |               | C            |
| 50         | PB5D          | 1    |               | C            | PB9F          | 2    |               |              |
| 51         | PR9B          | 0    |               | C            | PR11D         | 1    |               | C            |
| 52         | PR9A          | 0    |               | T            | PR11B         | 1    |               | C            |
| 53         | PR8B          | 0    |               | C            | PR11C         | 1    |               | T            |
| 54         | PR8A          | 0    |               | T            | PR11A         | 1    |               | T            |
| 55         | PR7D          | 0    |               | C            | PR10D         | 1    |               | C            |
| 56         | PR7C          | 0    |               | T            | PR10C         | 1    |               | T            |
| 57         | PR7B          | 0    |               | C            | PR10B         | 1    |               | C            |
| 58         | PR7A          | 0    |               | T            | PR10A         | 1    |               | T            |
| 59         | PR6B          | 0    |               | C            | PR9D          | 1    |               |              |
| 60         | VCCIO0        | 0    |               |              | VCCIO1        | 1    |               |              |
| 61         | PR6A          | 0    |               | T            | PR9B          | 1    |               |              |
| 62         | GNDIO0        | 0    |               |              | GNDIO1        | 1    |               |              |
| 63         | PR5D          | 0    |               | C            | PR7B          | 1    |               |              |
| 64         | PR5C          | 0    |               | T            | PR6C          | 1    |               |              |
| 65         | PR5B          | 0    |               | C            | PR6B          | 1    |               |              |
| 66         | PR5A          | 0    |               | T            | PR5D          | 1    |               |              |
| 67         | PR4B          | 0    |               | C            | PR5B          | 1    |               |              |
| 68         | PR4A          | 0    |               | T            | PR4D          | 1    |               |              |
| 69         | PR3D          | 0    |               | C            | PR4B          | 1    |               |              |
| 70         | PR3C          | 0    |               | T            | PR3D          | 1    |               |              |
| 71         | PR3B          | 0    |               | C            | PR3B          | 1    |               |              |
| 72         | PR3A          | 0    |               | T            | PR2D          | 1    |               |              |
| 73         | PR2B          | 0    |               | C            | PR2B          | 1    |               |              |
| 74         | VCCIO0        | 0    |               |              | VCCIO1        | 1    |               |              |
| 75         | GNDIO0        | 0    |               |              | GNDIO1        | 1    |               |              |
| 76         | PR2A          | 0    |               | T            | PT9F          | 0    |               | C            |
| 77         | PT5C          | 0    |               |              | PT9E          | 0    |               | T            |
| 78         | PT5B          | 0    |               | C            | PT9C          | 0    |               |              |
| 79         | PT5A          | 0    |               | T            | PT9A          | 0    |               |              |
| 80         | PT4F          | 0    |               | C            | VCCIO0        | 0    |               |              |
| 81         | PT4E          | 0    |               | T            | GNDIO0        | 0    |               |              |
| 82         | PT4D          | 0    |               | C            | PT7E          | 0    |               |              |
| 83         | PT4C          | 0    |               | T            | PT7A          | 0    |               |              |
| 84         | GND           | -    |               |              | GND           | -    |               |              |

**LCMX0256 and LCMX0640 Logic Signal Connections: 100 csBGA**

| LCMX0256    |               |      |               |              | LCMX0640    |               |      |               |              |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| B1          | PL2A          | 1    |               | T            | B1          | PL2A          | 3    |               | T            |
| C1          | PL2B          | 1    |               | C            | C1          | PL2C          | 3    |               | T            |
| D2          | PL3A          | 1    |               | T            | D2          | PL2B          | 3    |               | C            |
| D1          | PL3B          | 1    |               | C            | D1          | PL2D          | 3    |               | C            |
| C2          | PL3C          | 1    |               | T            | C2          | PL3A          | 3    |               | T            |
| E1          | PL3D          | 1    |               | C            | E1          | PL3B          | 3    |               | C            |
| E2          | PL4A          | 1    |               | T            | E2          | PL3C          | 3    |               | T            |
| F1          | PL4B          | 1    |               | C            | F1          | PL3D          | 3    |               | C            |
| F2          | PL5A          | 1    |               | T            | F2          | PL4A          | 3    |               |              |
| G2          | PL5B          | 1    |               | C            | G2          | PL4C          | 3    |               | T            |
| H1          | GNDIO1        | 1    |               |              | H1          | GNDIO3        | 3    |               |              |
| H2          | PL5C          | 1    |               | T            | H2          | PL4D          | 3    |               | C            |
| J1          | PL5D          | 1    | GSRN          | C            | J1          | PL5B          | 3    | GSRN          |              |
| J2          | PL6A          | 1    |               | T            | J2          | PL7B          | 3    |               |              |
| K1          | PL6B          | 1    | TSALL         | C            | K1          | PL8C          | 3    | TSALL         | T            |
| K2          | PL7A          | 1    |               | T            | K2          | PL8D          | 3    |               | C            |
| L1          | PL7B          | 1    |               | C            | L1          | PL9A          | 3    |               |              |
| L2          | PL7C          | 1    |               | T            | L2          | PL9C          | 3    |               |              |
| M1          | PL7D          | 1    |               | C            | M1          | PL10A         | 3    |               |              |
| M2          | PL8A          | 1    |               | T            | M2          | PL10C         | 3    |               |              |
| N1          | PL8B          | 1    |               | C            | N1          | PL11A         | 3    |               |              |
| M3          | PL9A          | 1    |               | T            | M3          | PL11C         | 3    |               |              |
| N2          | GNDIO1        | 1    |               |              | N2          | GNDIO3        | 3    |               |              |
| P2          | TMS           | 1    | TMS           |              | P2          | TMS           | 2    | TMS           |              |
| P3          | PL9B          | 1    |               | C            | P3          | PB2C          | 2    |               |              |
| N4          | TCK           | 1    | TCK           |              | N4          | TCK           | 2    | TCK           |              |
| P4          | PB2A          | 1    |               | T            | P4          | VCCIO2        | 2    |               |              |
| N3          | PB2B          | 1    |               | C            | N3          | GNDIO2        | 2    |               |              |
| P5          | TDO           | 1    | TDO           |              | P5          | TDO           | 2    | TDO           |              |
| N5          | PB2C          | 1    |               | T            | N5          | PB4C          | 2    |               |              |
| P6          | TDI           | 1    | TDI           |              | P6          | TDI           | 2    | TDI           |              |
| N6          | PB2D          | 1    |               | C            | N6          | PB4E          | 2    |               |              |
| P7          | VCC           | -    |               |              | P7          | VCC           | -    |               |              |
| N7          | PB3A          | 1    | PCLK1_1**     | T            | N7          | PB5B          | 2    | PCLK2_1**     |              |
| P8          | PB3B          | 1    |               | C            | P8          | PB5D          | 2    |               |              |
| N8          | PB3C          | 1    | PCLK1_0**     | T            | N8          | PB6B          | 2    | PCLK2_0**     |              |
| P9          | PB3D          | 1    |               | C            | P9          | PB6C          | 2    |               |              |
| N10         | GNDIO1        | 1    |               |              | N10         | GNDIO2        | 2    |               |              |
| P11         | PB4A          | 1    |               | T            | P11         | PB8B          | 2    |               |              |
| N11         | PB4B          | 1    |               | C            | N11         | PB8C          | 2    |               | T            |
| P12         | PB4C          | 1    |               | T            | P12         | PB8D          | 2    |               | C            |
| N12         | PB4D          | 1    |               | C            | N12         | PB9A          | 2    |               |              |

**LCMX0256 and LCMX0640 Logic Signal Connections: 100 csBGA (Cont.)**

| LCMX0256    |               |      |               |              | LCMX0640    |               |      |               |              |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| P13         | PB5A          | 1    |               |              | P13         | PB9C          | 2    |               | T            |
| M12*        | SLEEPN        | -    | SLEEPN        |              | M12*        | SLEEPN        | -    | SLEEPN        |              |
| P14         | PB5C          | 1    |               | T            | P14         | PB9D          | 2    |               | C            |
| N13         | PB5D          | 1    |               | C            | N13         | PB9F          | 2    |               |              |
| N14         | PR9B          | 0    |               | C            | N14         | PR11D         | 1    |               | C            |
| M14         | PR9A          | 0    |               | T            | M14         | PR11B         | 1    |               | C            |
| L13         | PR8B          | 0    |               | C            | L13         | PR11C         | 1    |               | T            |
| L14         | PR8A          | 0    |               | T            | L14         | PR11A         | 1    |               | T            |
| M13         | PR7D          | 0    |               | C            | M13         | PR10D         | 1    |               | C            |
| K14         | PR7C          | 0    |               | T            | K14         | PR10C         | 1    |               | T            |
| K13         | PR7B          | 0    |               | C            | K13         | PR10B         | 1    |               | C            |
| J14         | PR7A          | 0    |               | T            | J14         | PR10A         | 1    |               | T            |
| J13         | PR6B          | 0    |               | C            | J13         | PR9D          | 1    |               |              |
| H13         | PR6A          | 0    |               | T            | H13         | PR9B          | 1    |               |              |
| G14         | GNDIO0        | 0    |               |              | G14         | GNDIO1        | 1    |               |              |
| G13         | PR5D          | 0    |               | C            | G13         | PR7B          | 1    |               |              |
| F14         | PR5C          | 0    |               | T            | F14         | PR6C          | 1    |               |              |
| F13         | PR5B          | 0    |               | C            | F13         | PR6B          | 1    |               |              |
| E14         | PR5A          | 0    |               | T            | E14         | PR5D          | 1    |               |              |
| E13         | PR4B          | 0    |               | C            | E13         | PR5B          | 1    |               |              |
| D14         | PR4A          | 0    |               | T            | D14         | PR4D          | 1    |               |              |
| D13         | PR3D          | 0    |               | C            | D13         | PR4B          | 1    |               |              |
| C14         | PR3C          | 0    |               | T            | C14         | PR3D          | 1    |               |              |
| C13         | PR3B          | 0    |               | C            | C13         | PR3B          | 1    |               |              |
| B14         | PR3A          | 0    |               | T            | B14         | PR2D          | 1    |               |              |
| C12         | PR2B          | 0    |               | C            | C12         | PR2B          | 1    |               |              |
| B13         | GNDIO0        | 0    |               |              | B13         | GNDIO1        | 1    |               |              |
| A13         | PR2A          | 0    |               | T            | A13         | PT9F          | 0    |               | C            |
| A12         | PT5C          | 0    |               |              | A12         | PT9E          | 0    |               | T            |
| B11         | PT5B          | 0    |               | C            | B11         | PT9C          | 0    |               |              |
| A11         | PT5A          | 0    |               | T            | A11         | PT9A          | 0    |               |              |
| B12         | PT4F          | 0    |               | C            | B12         | VCCIO0        | 0    |               |              |
| A10         | PT4E          | 0    |               | T            | A10         | GNDIO0        | 0    |               |              |
| B10         | PT4D          | 0    |               | C            | B10         | PT7E          | 0    |               |              |
| A9          | PT4C          | 0    |               | T            | A9          | PT7A          | 0    |               |              |
| A8          | PT4B          | 0    | PCLK0_1**     | C            | A8          | PT6B          | 0    | PCLK0_1**     |              |
| B8          | PT4A          | 0    | PCLK0_0**     | T            | B8          | PT5B          | 0    | PCLK0_0**     | C            |
| A7          | PT3D          | 0    |               | C            | A7          | PT5A          | 0    |               | T            |
| B7          | VCCAUX        | -    |               |              | B7          | VCCAUX        | -    |               |              |
| A6          | PT3C          | 0    |               | T            | A6          | PT4F          | 0    |               |              |
| B6          | VCC           | -    |               |              | B6          | VCC           | -    |               |              |
| A5          | PT3B          | 0    |               | C            | A5          | PT3F          | 0    |               |              |

## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA

| LCMXO640    |               |      |               |              | LCMXO1200   |               |      |               |              | LCMXO2280   |               |      |                |              |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|-------------|---------------|------|----------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function  | Differential |
| GND         | GNDIO3        | 3    |               |              | GND         | GNDIO7        | 7    |               |              | GND         | GNDIO7        | 7    |                |              |
| VCCIO3      | VCCIO3        | 3    |               |              | VCCIO7      | VCCIO7        | 7    |               |              | VCCIO7      | VCCIO7        | 7    |                |              |
| E4          | NC            |      |               |              | E4          | PL2A          | 7    |               | T            | E4          | PL2A          | 7    | LUM0_PLLT_FB_A | T            |
| E5          | NC            |      |               |              | E5          | PL2B          | 7    |               | C            | E5          | PL2B          | 7    | LUM0_PLLC_FB_A | C            |
| F5          | NC            |      |               |              | F5          | PL3A          | 7    |               | T*           | F5          | PL3A          | 7    |                | T*           |
| F6          | NC            |      |               |              | F6          | PL3B          | 7    |               | C*           | F6          | PL3B          | 7    |                | C*           |
| F3          | PL3A          | 3    |               | T            | F3          | PL3C          | 7    |               | T            | F3          | PL3C          | 7    | LUM0_PLLT_IN_A | T            |
| F4          | PL3B          | 3    |               | C            | F4          | PL3D          | 7    |               | C            | F4          | PL3D          | 7    | LUM0_PLLC_IN_A | C            |
| E3          | PL2C          | 3    |               | T            | E3          | PL4A          | 7    |               | T*           | E3          | PL4A          | 7    |                | T*           |
| E2          | PL2D          | 3    |               | C            | E2          | PL4B          | 7    |               | C*           | E2          | PL4B          | 7    |                | C*           |
| C3          | NC            |      |               |              | C3          | PL4C          | 7    |               | T            | C3          | PL4C          | 7    |                | T            |
| C2          | NC            |      |               |              | C2          | PL4D          | 7    |               | C            | C2          | PL4D          | 7    |                | C            |
| B1          | PL2A          | 3    |               | T            | B1          | PL5A          | 7    |               | T*           | B1          | PL5A          | 7    |                | T*           |
| C1          | PL2B          | 3    |               | C            | C1          | PL5B          | 7    |               | C*           | C1          | PL5B          | 7    |                | C*           |
| VCCIO3      | VCCIO3        | 3    |               |              | VCCIO7      | VCCIO7        | 7    |               |              | VCCIO7      | VCCIO7        | 7    |                |              |
| GND         | GNDIO3        | 3    |               |              | GND         | GNDIO7        | 7    |               |              | GND         | GNDIO7        | 7    |                |              |
| D2          | PL3C          | 3    |               | T            | D2          | PL5C          | 7    |               | T            | D2          | PL6C          | 7    |                | T            |
| D1          | PL3D          | 3    |               | C            | D1          | PL5D          | 7    |               | C            | D1          | PL6D          | 7    |                | C            |
| F2          | PL5A          | 3    |               | T            | F2          | PL6A          | 7    |               | T*           | F2          | PL7A          | 7    |                | T*           |
| G2          | PL5B          | 3    | GSRN          | C            | G2          | PL6B          | 7    | GSRN          | C*           | G2          | PL7B          | 7    | GSRN           | C*           |
| E1          | PL4A          | 3    |               | T            | E1          | PL6C          | 7    |               | T            | E1          | PL7C          | 7    |                | T            |
| F1          | PL4B          | 3    |               | C            | F1          | PL6D          | 7    |               | C            | F1          | PL7D          | 7    |                | C            |
| G4          | NC            |      |               |              | G4          | PL7A          | 7    |               | T*           | G4          | PL8A          | 7    |                | T*           |
| G5          | NC            |      |               |              | G5          | PL7B          | 7    |               | C*           | G5          | PL8B          | 7    |                | C*           |
| GND         | GND           | -    |               |              | GND         | GND           | -    |               |              | GND         | GND           | -    |                |              |
| G3          | PL4C          | 3    |               | T            | G3          | PL7C          | 7    |               | T            | G3          | PL8C          | 7    |                | T            |
| H3          | PL4D          | 3    |               | C            | H3          | PL7D          | 7    |               | C            | H3          | PL8D          | 7    |                | C            |
| H4          | NC            |      |               |              | H4          | PL8A          | 7    |               | T*           | H4          | PL9A          | 7    |                | T*           |
| H5          | NC            |      |               |              | H5          | PL8B          | 7    |               | C*           | H5          | PL9B          | 7    |                | C*           |
| -           | -             |      |               |              | VCCIO7      | VCCIO7        | 7    |               |              | VCCIO7      | VCCIO7        | 7    |                |              |
| -           | -             |      |               |              | GND         | GNDIO7        | 7    |               |              | GND         | GNDIO7        | 7    |                |              |
| G1          | PL5C          | 3    |               | T            | G1          | PL8C          | 7    |               | T            | G1          | PL10C         | 7    |                | T            |
| H1          | PL5D          | 3    |               | C            | H1          | PL8D          | 7    |               | C            | H1          | PL10D         | 7    |                | C            |
| H2          | PL6A          | 3    |               | T            | H2          | PL9A          | 6    |               | T*           | H2          | PL11A         | 6    |                | T*           |
| J2          | PL6B          | 3    |               | C            | J2          | PL9B          | 6    |               | C*           | J2          | PL11B         | 6    |                | C*           |
| J3          | PL7C          | 3    |               | T            | J3          | PL9C          | 6    |               | T            | J3          | PL11C         | 6    |                | T            |
| K3          | PL7D          | 3    |               | C            | K3          | PL9D          | 6    |               | C            | K3          | PL11D         | 6    |                | C            |
| J1          | PL6C          | 3    |               | T            | J1          | PL10A         | 6    |               | T*           | J1          | PL12A         | 6    |                | T*           |
| -           | -             |      |               |              | VCCIO6      | VCCIO6        | 6    |               |              | VCCIO6      | VCCIO6        | 6    |                |              |
| -           | -             |      |               |              | GND         | GNDIO6        | 6    |               |              | GND         | GNDIO6        | 6    |                |              |
| K1          | PL6D          | 3    |               | C            | K1          | PL10B         | 6    |               | C*           | K1          | PL12B         | 6    |                | C*           |
| K2          | PL9A          | 3    |               | T            | K2          | PL10C         | 6    |               | T            | K2          | PL12C         | 6    |                | T            |
| L2          | PL9B          | 3    |               | C            | L2          | PL10D         | 6    |               | C            | L2          | PL12D         | 6    |                | C            |
| L1          | PL7A          | 3    |               | T            | L1          | PL11A         | 6    |               | T*           | L1          | PL13A         | 6    |                | T*           |
| M1          | PL7B          | 3    |               | C            | M1          | PL11B         | 6    |               | C*           | M1          | PL13B         | 6    |                | C*           |
| P1          | PL8D          | 3    |               | C            | P1          | PL11D         | 6    |               | C            | P1          | PL14D         | 6    |                | C            |
| N1          | PL8C          | 3    | TSALL         | T            | N1          | PL11C         | 6    | TSALL         | T            | N1          | PL14C         | 6    | TSALL          | T            |
| L3          | PL10A         | 3    |               | T            | L3          | PL12A         | 6    |               | T*           | L3          | PL15A         | 6    |                | T*           |
| M3          | PL10B         | 3    |               | C            | M3          | PL12B         | 6    |               | C*           | M3          | PL15B         | 6    |                | C*           |
| M2          | PL9C          | 3    |               | T            | M2          | PL12C         | 6    |               | T            | M2          | PL15C         | 6    |                | T            |
| N2          | PL9D          | 3    |               | C            | N2          | PL12D         | 6    |               | C            | N2          | PL15D         | 6    |                | C            |
| VCCIO3      | VCCIO3        | 3    |               |              | VCCIO6      | VCCIO6        | 6    |               |              | VCCIO6      | VCCIO6        | 6    |                |              |
| GND         | GNDIO3        | 3    |               |              | GND         | GNDIO6        | 6    |               |              | GND         | GNDIO6        | 6    |                |              |

**LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)**

| LCMXO2280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| V10         | PB9B          | 4    |               | C            |
| N10         | PB9C          | 4    |               | T            |
| R10         | PB9D          | 4    |               | C            |
| P10         | PB10F         | 4    | PCLK4_1***    | C            |
| T10         | PB10E         | 4    |               | T            |
| U10         | PB10D         | 4    |               | C            |
| V11         | PB10C         | 4    |               | T            |
| U11         | PB10B         | 4    | PCLK4_0***    | C            |
| VCCIO4      | VCCIO4        | 4    |               |              |
| GND         | GNDIO4        | 4    |               |              |
| T11         | PB10A         | 4    |               | T            |
| U12         | PB11A         | 4    |               | T            |
| R11         | PB11B         | 4    |               | C            |
| GND         | GND           | -    |               |              |
| T12         | PB11C         | 4    |               | T            |
| P11         | PB11D         | 4    |               | C            |
| V12         | PB12A         | 4    |               | T            |
| V13         | PB12B         | 4    |               | C            |
| R12         | PB12C         | 4    |               | T            |
| N11         | PB12D         | 4    |               | C            |
| U13         | PB12E         | 4    |               | T            |
| VCCIO4      | VCCIO4        | 4    |               |              |
| GND         | GNDIO4        | 4    |               |              |
| V14         | PB12F         | 4    |               | C            |
| T13         | PB13A         | 4    |               | T            |
| P12         | PB13B         | 4    |               | C            |
| R13         | PB13C         | 4    |               | T            |
| N12         | PB13D         | 4    |               | C            |
| V15         | PB14A         | 4    |               | T            |
| U14         | PB14B         | 4    |               | C            |
| V16         | PB14C         | 4    |               | T            |
| GND         | GND           | -    |               |              |
| T14         | PB14D         | 4    |               | C            |
| U15         | PB15A         | 4    |               | T            |
| V17         | PB15B         | 4    |               | C            |
| P13**       | SLEEPN        | -    | SLEEPN        |              |
| T15         | PB15D         | 4    |               |              |
| U16         | PB16A         | 4    |               | T            |
| V18         | PB16B         | 4    |               | C            |
| N13         | PB16C         | 4    |               | T            |
| R14         | PB16D         | 4    |               | C            |
| VCCIO4      | VCCIO4        | 4    |               |              |
| GND         | GNDIO4        | 4    |               |              |

### LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

| LCMXO2280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| J13         | PR10C         | 2    |               | T            |
| M18         | PR10B         | 2    |               | C*           |
| L18         | PR10A         | 2    |               | T*           |
| GND         | GNDIO2        | 2    |               |              |
| VCCIO2      | VCCIO2        | 2    |               |              |
| H16         | PR9D          | 2    |               | C            |
| H14         | PR9C          | 2    |               | T            |
| K18         | PR9B          | 2    |               | C*           |
| J18         | PR9A          | 2    |               | T*           |
| J17         | PR8D          | 2    |               | C            |
| VCC         | VCC           | -    |               |              |
| H18         | PR8C          | 2    |               | T            |
| H17         | PR8B          | 2    |               | C*           |
| G17         | PR8A          | 2    |               | T*           |
| H13         | PR7D          | 2    |               | C            |
| H15         | PR7C          | 2    |               | T            |
| G18         | PR7B          | 2    |               | C*           |
| F18         | PR7A          | 2    |               | T*           |
| G14         | PR6D          | 2    |               | C            |
| G16         | PR6C          | 2    |               | T            |
| VCCIO2      | VCCIO2        | 2    |               |              |
| GND         | GNDIO2        | 2    |               |              |
| E18         | PR6B          | 2    |               | C*           |
| F17         | PR6A          | 2    |               | T*           |
| G13         | PR5D          | 2    |               | C            |
| G15         | PR5C          | 2    |               | T            |
| E17         | PR5B          | 2    |               | C*           |
| E16         | PR5A          | 2    |               | T*           |
| GND         | GND           | -    |               |              |
| F15         | PR4D          | 2    |               | C            |
| E15         | PR4C          | 2    |               | T            |
| D17         | PR4B          | 2    |               | C*           |
| D18         | PR4A          | 2    |               | T*           |
| B18         | PR3D          | 2    |               | C            |
| C18         | PR3C          | 2    |               | T            |
| C16         | PR3B          | 2    |               | C*           |
| D16         | PR3A          | 2    |               | T*           |
| C17         | PR2B          | 2    |               | C            |
| D15         | PR2A          | 2    |               | T            |
| VCCIO2      | VCCIO2        | 2    |               |              |
| GND         | GNDIO2        | 2    |               |              |
| GND         | GNDIO1        | 1    |               |              |
| VCCIO1      | VCCIO1        | 1    |               |              |

**LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)**

| LCMXO2280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| E13         | PT16D         | 1    |               | C            |
| C15         | PT16C         | 1    |               | T            |
| F13         | PT16B         | 1    |               | C            |
| D14         | PT16A         | 1    |               | T            |
| A18         | PT15D         | 1    |               | C            |
| B17         | PT15C         | 1    |               | T            |
| A16         | PT15B         | 1    |               | C            |
| A17         | PT15A         | 1    |               | T            |
| VCC         | VCC           | -    |               |              |
| D13         | PT14D         | 1    |               | C            |
| F12         | PT14C         | 1    |               | T            |
| C14         | PT14B         | 1    |               | C            |
| E12         | PT14A         | 1    |               | T            |
| C13         | PT13D         | 1    |               | C            |
| B16         | PT13C         | 1    |               | T            |
| B15         | PT13B         | 1    |               | C            |
| A15         | PT13A         | 1    |               | T            |
| VCCIO1      | VCCIO1        | 1    |               |              |
| GND         | GNDIO1        | 1    |               |              |
| B14         | PT12F         | 1    |               | C            |
| A14         | PT12E         | 1    |               | T            |
| D12         | PT12D         | 1    |               | C            |
| F11         | PT12C         | 1    |               | T            |
| B13         | PT12B         | 1    |               | C            |
| A13         | PT12A         | 1    |               | T            |
| C12         | PT11D         | 1    |               | C            |
| GND         | GND           | -    |               |              |
| B12         | PT11C         | 1    |               | T            |
| E11         | PT11B         | 1    |               | C            |
| D11         | PT11A         | 1    |               | T            |
| C11         | PT10F         | 1    |               | C            |
| A12         | PT10E         | 1    |               | T            |
| VCCIO1      | VCCIO1        | 1    |               |              |
| GND         | GNDIO1        | 1    |               |              |
| F10         | PT10D         | 1    |               | C            |
| D10         | PT10C         | 1    |               | T            |
| B11         | PT10B         | 1    | PCLK1_1***    | C            |
| A11         | PT10A         | 1    |               | T            |
| E10         | PT9D          | 1    |               | C            |
| C10         | PT9C          | 1    |               | T            |
| D9          | PT9B          | 1    | PCLK1_0***    | C            |
| E9          | PT9A          | 1    |               | T            |
| B10         | PT8F          | 0    |               | C            |

**LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)**

| LCMXO2280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| A10         | PT8E          | 0    |               | T            |
| VCCIO0      | VCCIO0        | 0    |               |              |
| GND         | GNDIO0        | 0    |               |              |
| A9          | PT8D          | 0    |               | C            |
| C9          | PT8C          | 0    |               | T            |
| B9          | PT8B          | 0    |               | C            |
| F9          | VCCAUX        | -    |               |              |
| A8          | PT8A          | 0    |               | T            |
| B8          | PT7D          | 0    |               | C            |
| C8          | PT7C          | 0    |               | T            |
| VCC         | VCC           | -    |               |              |
| A7          | PT7B          | 0    |               | C            |
| B7          | PT7A          | 0    |               | T            |
| A6          | PT6A          | 0    |               | T            |
| B6          | PT6B          | 0    |               | C            |
| D8          | PT6C          | 0    |               | T            |
| F8          | PT6D          | 0    |               | C            |
| C7          | PT6E          | 0    |               | T            |
| E8          | PT6F          | 0    |               | C            |
| D7          | PT5D          | 0    |               | C            |
| VCCIO0      | VCCIO0        | 0    |               |              |
| GND         | GNDIO0        | 0    |               |              |
| E7          | PT5C          | 0    |               | T            |
| A5          | PT5B          | 0    |               | C            |
| C6          | PT5A          | 0    |               | T            |
| B5          | PT4A          | 0    |               | T            |
| A4          | PT4B          | 0    |               | C            |
| D6          | PT4C          | 0    |               | T            |
| F7          | PT4D          | 0    |               | C            |
| B4          | PT4E          | 0    |               | T            |
| GND         | GND           | -    |               |              |
| C5          | PT4F          | 0    |               | C            |
| F6          | PT3D          | 0    |               | C            |
| E5          | PT3C          | 0    |               | T            |
| E6          | PT3B          | 0    |               | C            |
| D5          | PT3A          | 0    |               | T            |
| A3          | PT2D          | 0    |               | C            |
| C4          | PT2C          | 0    |               | T            |
| A2          | PT2B          | 0    |               | C            |
| B2          | PT2A          | 0    |               | T            |
| VCCIO0      | VCCIO0        | 0    |               |              |
| GND         | GNDIO0        | 0    |               |              |
| E14         | GND           | -    |               |              |



**LCMX02280 Logic Signal Connections: 324 ftBGA (Cont.)**

| LCMX02280   |               |      |               |              |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| G8          | VCCIO0        | 0    |               |              |
| G7          | VCCIO0        | 0    |               |              |

\* Supports true LVDS outputs.

\*\* NC for "E" devices.

\*\*\* Primary clock inputs are single-ended.

## Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the [Thermal Management](#) document to find the device/package specific thermal values.

### For Further Information

For further information regarding Thermal Management, refer to the following:

- [Thermal Management](#) document
- TN1090 - [Power Estimation and Management for MachXO Devices](#)
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from [www.latticesemi.com/software](http://www.latticesemi.com/software)

**Conventional Packaging**
**Industrial**

| Part Number      | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO256C-3T100I | 256  | 1.8V/2.5V/3.3V | 78   | -3    | TQFP    | 100  | IND   |
| LCMXO256C-4T100I | 256  | 1.8V/2.5V/3.3V | 78   | -4    | TQFP    | 100  | IND   |
| LCMXO256C-3M100I | 256  | 1.8V/2.5V/3.3V | 78   | -3    | csBGA   | 100  | IND   |
| LCMXO256C-4M100I | 256  | 1.8V/2.5V/3.3V | 78   | -4    | csBGA   | 100  | IND   |

| Part Number       | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO640C-3T100I  | 640  | 1.8V/2.5V/3.3V | 74   | -3    | TQFP    | 100  | IND   |
| LCMXO640C-4T100I  | 640  | 1.8V/2.5V/3.3V | 74   | -4    | TQFP    | 100  | IND   |
| LCMXO640C-3M100I  | 640  | 1.8V/2.5V/3.3V | 74   | -3    | csBGA   | 100  | IND   |
| LCMXO640C-4M100I  | 640  | 1.8V/2.5V/3.3V | 74   | -4    | csBGA   | 100  | IND   |
| LCMXO640C-3T144I  | 640  | 1.8V/2.5V/3.3V | 113  | -3    | TQFP    | 144  | IND   |
| LCMXO640C-4T144I  | 640  | 1.8V/2.5V/3.3V | 113  | -4    | TQFP    | 144  | IND   |
| LCMXO640C-3M132I  | 640  | 1.8V/2.5V/3.3V | 101  | -3    | csBGA   | 132  | IND   |
| LCMXO640C-4M132I  | 640  | 1.8V/2.5V/3.3V | 101  | -4    | csBGA   | 132  | IND   |
| LCMXO640C-3B256I  | 640  | 1.8V/2.5V/3.3V | 159  | -3    | caBGA   | 256  | IND   |
| LCMXO640C-4B256I  | 640  | 1.8V/2.5V/3.3V | 159  | -4    | caBGA   | 256  | IND   |
| LCMXO640C-3FT256I | 640  | 1.8V/2.5V/3.3V | 159  | -3    | ftBGA   | 256  | IND   |
| LCMXO640C-4FT256I | 640  | 1.8V/2.5V/3.3V | 159  | -4    | ftBGA   | 256  | IND   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO1200C-3T100I  | 1200 | 1.8V/2.5V/3.3V | 73   | -3    | TQFP    | 100  | IND   |
| LCMXO1200C-4T100I  | 1200 | 1.8V/2.5V/3.3V | 73   | -4    | TQFP    | 100  | IND   |
| LCMXO1200C-3T144I  | 1200 | 1.8V/2.5V/3.3V | 113  | -3    | TQFP    | 144  | IND   |
| LCMXO1200C-4T144I  | 1200 | 1.8V/2.5V/3.3V | 113  | -4    | TQFP    | 144  | IND   |
| LCMXO1200C-3M132I  | 1200 | 1.8V/2.5V/3.3V | 101  | -3    | csBGA   | 132  | IND   |
| LCMXO1200C-4M132I  | 1200 | 1.8V/2.5V/3.3V | 101  | -4    | csBGA   | 132  | IND   |
| LCMXO1200C-3B256I  | 1200 | 1.8V/2.5V/3.3V | 211  | -3    | caBGA   | 256  | IND   |
| LCMXO1200C-4B256I  | 1200 | 1.8V/2.5V/3.3V | 211  | -4    | caBGA   | 256  | IND   |
| LCMXO1200C-3FT256I | 1200 | 1.8V/2.5V/3.3V | 211  | -3    | ftBGA   | 256  | IND   |
| LCMXO1200C-4FT256I | 1200 | 1.8V/2.5V/3.3V | 211  | -4    | ftBGA   | 256  | IND   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO2280C-3T100I  | 2280 | 1.8V/2.5V/3.3V | 73   | -3    | TQFP    | 100  | IND   |
| LCMXO2280C-4T100I  | 2280 | 1.8V/2.5V/3.3V | 73   | -4    | TQFP    | 100  | IND   |
| LCMXO2280C-3T144I  | 2280 | 1.8V/2.5V/3.3V | 113  | -3    | TQFP    | 144  | IND   |
| LCMXO2280C-4T144I  | 2280 | 1.8V/2.5V/3.3V | 113  | -4    | TQFP    | 144  | IND   |
| LCMXO2280C-3M132I  | 2280 | 1.8V/2.5V/3.3V | 101  | -3    | csBGA   | 132  | IND   |
| LCMXO2280C-4M132I  | 2280 | 1.8V/2.5V/3.3V | 101  | -4    | csBGA   | 132  | IND   |
| LCMXO2280C-3B256I  | 2280 | 1.8V/2.5V/3.3V | 211  | -3    | caBGA   | 256  | IND   |
| LCMXO2280C-4B256I  | 2280 | 1.8V/2.5V/3.3V | 211  | -4    | caBGA   | 256  | IND   |
| LCMXO2280C-3FT256I | 2280 | 1.8V/2.5V/3.3V | 211  | -3    | ftBGA   | 256  | IND   |
| LCMXO2280C-4FT256I | 2280 | 1.8V/2.5V/3.3V | 211  | -4    | ftBGA   | 256  | IND   |
| LCMXO2280C-3FT324I | 2280 | 1.8V/2.5V/3.3V | 271  | -3    | ftBGA   | 324  | IND   |
| LCMXO2280C-4FT324I | 2280 | 1.8V/2.5V/3.3V | 271  | -4    | ftBGA   | 324  | IND   |

| Part Number      | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO256E-3T100I | 256  | 1.2V           | 78   | -3    | TQFP    | 100  | IND   |
| LCMXO256E-4T100I | 256  | 1.2V           | 78   | -4    | TQFP    | 100  | IND   |
| LCMXO256E-3M100I | 256  | 1.2V           | 78   | -3    | csBGA   | 100  | IND   |
| LCMXO256E-4M100I | 256  | 1.2V           | 78   | -4    | csBGA   | 100  | IND   |

| Part Number       | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO640E-3T100I  | 640  | 1.2V           | 74   | -3    | TQFP    | 100  | IND   |
| LCMXO640E-4T100I  | 640  | 1.2V           | 74   | -4    | TQFP    | 100  | IND   |
| LCMXO640E-3M100I  | 640  | 1.2V           | 74   | -3    | csBGA   | 100  | IND   |
| LCMXO640E-4M100I  | 640  | 1.2V           | 74   | -4    | csBGA   | 100  | IND   |
| LCMXO640E-3T144I  | 640  | 1.2V           | 113  | -3    | TQFP    | 144  | IND   |
| LCMXO640E-4T144I  | 640  | 1.2V           | 113  | -4    | TQFP    | 144  | IND   |
| LCMXO640E-3M132I  | 640  | 1.2V           | 101  | -3    | csBGA   | 132  | IND   |
| LCMXO640E-4M132I  | 640  | 1.2V           | 101  | -4    | csBGA   | 132  | IND   |
| LCMXO640E-3B256I  | 640  | 1.2V           | 159  | -3    | caBGA   | 256  | IND   |
| LCMXO640E-4B256I  | 640  | 1.2V           | 159  | -4    | caBGA   | 256  | IND   |
| LCMXO640E-3FT256I | 640  | 1.2V           | 159  | -3    | ftBGA   | 256  | IND   |
| LCMXO640E-4FT256I | 640  | 1.2V           | 159  | -4    | ftBGA   | 256  | IND   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO1200E-3T100I  | 1200 | 1.2V           | 73   | -3    | TQFP    | 100  | IND   |
| LCMXO1200E-4T100I  | 1200 | 1.2V           | 73   | -4    | TQFP    | 100  | IND   |
| LCMXO1200E-3T144I  | 1200 | 1.2V           | 113  | -3    | TQFP    | 144  | IND   |
| LCMXO1200E-4T144I  | 1200 | 1.2V           | 113  | -4    | TQFP    | 144  | IND   |
| LCMXO1200E-3M132I  | 1200 | 1.2V           | 101  | -3    | csBGA   | 132  | IND   |
| LCMXO1200E-4M132I  | 1200 | 1.2V           | 101  | -4    | csBGA   | 132  | IND   |
| LCMXO1200E-3B256I  | 1200 | 1.2V           | 211  | -3    | caBGA   | 256  | IND   |
| LCMXO1200E-4B256I  | 1200 | 1.2V           | 211  | -4    | caBGA   | 256  | IND   |
| LCMXO1200E-3FT256I | 1200 | 1.2V           | 211  | -3    | ftBGA   | 256  | IND   |
| LCMXO1200E-4FT256I | 1200 | 1.2V           | 211  | -4    | ftBGA   | 256  | IND   |

| Part Number        | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|---------|------|-------|
| LCMXO2280E-3T100I  | 2280 | 1.2V           | 73   | -3    | TQFP    | 100  | IND   |
| LCMXO2280E-4T100I  | 2280 | 1.2V           | 73   | -4    | TQFP    | 100  | IND   |
| LCMXO2280E-3T144I  | 2280 | 1.2V           | 113  | -3    | TQFP    | 144  | IND   |
| LCMXO2280E-4T144I  | 2280 | 1.2V           | 113  | -4    | TQFP    | 144  | IND   |
| LCMXO2280E-3M132I  | 2280 | 1.2V           | 101  | -3    | csBGA   | 132  | IND   |
| LCMXO2280E-4M132I  | 2280 | 1.2V           | 101  | -4    | csBGA   | 132  | IND   |
| LCMXO2280E-3B256I  | 2280 | 1.2V           | 211  | -3    | caBGA   | 256  | IND   |
| LCMXO2280E-4B256I  | 2280 | 1.2V           | 211  | -4    | caBGA   | 256  | IND   |
| LCMXO2280E-3FT256I | 2280 | 1.2V           | 211  | -3    | ftBGA   | 256  | IND   |
| LCMXO2280E-4FT256I | 2280 | 1.2V           | 211  | -4    | ftBGA   | 256  | IND   |
| LCMXO2280E-3FT324I | 2280 | 1.2V           | 271  | -3    | ftBGA   | 324  | IND   |
| LCMXO2280E-4FT324I | 2280 | 1.2V           | 271  | -4    | ftBGA   | 324  | IND   |

| Date          | Version | Section                          | Change Summary   |
|---------------|---------|----------------------------------|--|
| November 2006 | 02.3    | DC and Switching Characteristics | Corrections to MachXO “C” Sleep Mode Timing table - value for $t_{WSLEEPN}$ (400ns) changed from max. to min. Value for $t_{WAWAKE}$ (100ns) changed from min. to max. |
|               |         |                                  | Added Flash Download Time table.   |
| December 2006 | 02.4    | Architecture                     | EBR Asynchronous Reset section added.  |
|               |         | Pinout Information               | Power Supply and NC table; Pin/Ball orientation footnotes added.   |
| February 2007 | 02.5    | Architecture                     | Updated EBR Asynchronous Reset section.  |
| August 2007   | 02.6    | DC and Switching Characteristics | Updated sysIO Single-Ended DC Electrical Characteristics table.  |
| November 2007 | 02.7    | DC and Switching Characteristics | Added JTAG Port Timing Waveforms diagram.  |
|               |         | Pinout Information               | Added Thermal Management text section.   |
|               |         | Supplemental Information         | Updated title list.  |
| June 2009     | 02.8    | Introduction                     | Added 0.8-mm 256-pin caBGA package to MachXO Family Selection Guide table.   |
|               |         | Pinout Information               | Added Logic Signal Connections table for 0.8-mm 256-pin caBGA package.   |
|               |         | Ordering Information             | Updated Part Number Description diagram and Ordering Part Number tables with 0.8-mm 256-pin caBGA package information.   |
| July 2010     | 02.9    | DC and Switching Characteristics | Updated sysCLOCK PLL Timing table.   |
| June 2013     | 03.0    | All                              | Updated document with new corporate logo.  |
|               |         | Architecture                     | Architecture Overview – Added information on the state of the register on power up and after configuration.  |
|               |         | DC and Switching Characteristics | MachXO1200 and MachXO2280 Hot Socketing Specifications table – Removed footnote 4.<br>Added MachXO Programming/Erase Specifications table.                             |