

Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 150 |
| Number of Logic Elements/Cells | 1200 |
| Total RAM Bits | 9421 |
| Number of I/O | 211 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-FTBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo1200e-5ft256c |

Figure 2-8. Primary Clocks for MachXO1200 and MachXO2280 Devices



Four secondary clocks are generated from four 16:1 muxes as shown in Figure 2-9. Four of the secondary clock sources come from dual function clock pins and 12 come from internal routing.

Figure 2-9. Secondary Clocks for MachXO Devices





Figure 2-13. Memory Core Reset




For further information on the sysMEM EBR block, see the details of additional technical documentation at the end of this data sheet.

EGR Asynchronous Reset

EGR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-14. The GSR input to the EGR is always asynchronous.

Figure 2-14. EGR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EGR asynchronous reset or GSR may only be applied and released after the EGR read and write clock inputs are in a steady state condition for a minimum of $1/f_{MAX}$ (EGR clock). The reset release must adhere to the EGR synchronous reset setup time before the next active read or write clock edge.

If an EGR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EGR RAM, ROM and FIFO implementations. For the EGR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-14. The reset timing rules apply to the RPReset input vs the RE input and the RST input vs. the WE and RE inputs. Both RST and RPReset are always asynchronous EGR inputs.

Note that there are no reset restrictions if the EGR synchronous reset is used and the EGR GSR input is disabled

Figure 2-18. MachXO2280 Banks





Figure 2-19. MachXO1200 Banks



the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The MachXO "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tri-stated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Table 2-11. Characteristics of Normal, Off and Sleep Modes

| Characteristic | Normal | Off | Sleep |
|---------------------------------|---------------|-----------------|-----------------|
| SLEEPN Pin | High | — | Low |
| Static I_{CC} | Typical <10mA | 0 | Typical <100uA |
| I/O Leakage | <10 μ A | <1mA | <10 μ A |
| Power Supplies VCC/VCCIO/VCCAUX | Normal Range | 0 | Normal Range |
| Logic Operation | User Defined | Non Operational | Non operational |
| I/O Operation | User Defined | Tri-state | Tri-state |
| JTAG and Programming circuitry | Operational | Non-operational | Non-operational |
| EBR Contents and Registers | Maintained | Non-maintained | Non-maintained |

SLEEPN Pin Characteristics

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

Configuration and Testing

The following section describes the configuration and testing features of the MachXO family of devices.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256: V_{CCIO1} ; MachXO640: V_{CCIO2} ; MachXO1200 and MachXO2280: V_{CCIO5}) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.

Supply Current (Sleep Mode)^{1,2}

| Symbol | Parameter | Device | Typ. ³ | Max. | Units |
|-------------|--------------------------------|-----------------------|-------------------|------|---------|
| I_{CC} | Core Power Supply | LCMxo256C | 12 | 25 | μA |
| | | LCMxo640C | 12 | 25 | μA |
| | | LCMxo1200C | 12 | 25 | μA |
| | | LCMxo2280C | 12 | 25 | μA |
| I_{CCAUX} | Auxiliary Power Supply | LCMxo256C | 1 | 15 | μA |
| | | LCMxo640C | 1 | 25 | μA |
| | | LCMxo1200C | 1 | 45 | μA |
| | | LCMxo2280C | 1 | 85 | μA |
| I_{CCIO} | Bank Power Supply ⁴ | All LCMxo 'C' Devices | 2 | 30 | μA |

1. Assumes all inputs are configured as LVCMOS and held at the VCCIO or GND.

2. Frequency = 0MHz.

3. $T_A = 25^\circ C$, power supplies at nominal voltage.

4. Per Bank.

Supply Current (Standby)^{1, 2, 3, 4}

Over Recommended Operating Conditions

| Symbol | Parameter | Device | Typ. ⁵ | Units |
|-------------|--|--------------|-------------------|-------|
| I_{CC} | Core Power Supply | LCMxo256C | 7 | mA |
| | | LCMxo640C | 9 | mA |
| | | LCMxo1200C | 14 | mA |
| | | LCMxo2280C | 20 | mA |
| | | LCMxo256E | 4 | mA |
| | | LCMxo640E | 6 | mA |
| | | LCMxo1200E | 10 | mA |
| | | LCMxo2280E | 12 | mA |
| I_{CCAUX} | Auxiliary Power Supply $V_{CCAUX} = 3.3V$ | LCMxo256E/C | 5 | mA |
| | | LCMxo640E/C | 7 | mA |
| | | LCMxo1200E/C | 12 | mA |
| | | LCMxo2280E/C | 13 | mA |
| I_{CCIO} | Bank Power Supply ⁶ | All devices | 2 | mA |

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND.

3. Frequency = 0MHz.

4. User pattern = blank.

5. $T_J = 25^\circ C$, power supplies at nominal voltage.

6. Per Bank. $V_{CCIO} = 2.5V$. Does not include pull-up/pull-down.

sysIO Recommended Operating Conditions

| Standard | V_{CCIO} (V) | | |
|---------------------|----------------|------|-------|
| | Min. | Typ. | Max. |
| LVC MOS 3.3 | 3.135 | 3.3 | 3.465 |
| LVC MOS 2.5 | 2.375 | 2.5 | 2.625 |
| LVC MOS 1.8 | 1.71 | 1.8 | 1.89 |
| LVC MOS 1.5 | 1.425 | 1.5 | 1.575 |
| LVC MOS 1.2 | 1.14 | 1.2 | 1.26 |
| LV TTL | 3.135 | 3.3 | 3.465 |
| PCI ³ | 3.135 | 3.3 | 3.465 |
| LVDS ^{1,2} | 2.375 | 2.5 | 2.625 |
| LVPECL ¹ | 3.135 | 3.3 | 3.465 |
| BLVDS ¹ | 2.375 | 2.5 | 2.625 |
| RS DS ¹ | 2.375 | 2.5 | 2.625 |

1. Inputs on chip. Outputs are implemented with the addition of external resistors.

2. MachXO1200 and MachXO2280 devices have dedicated LVDS buffers

3. Input on the top bank of the MachXO1200 and MachXO2280 only.

sysIO Single-Ended DC Electrical Characteristics

| Input/Output Standard | V_{IL} | | V_{IH} | | V_{OL} Max. (V) | V_{OH} Min. (V) | I_{OL} ¹ (mA) | I_{OH} ¹ (mA) |
|---------------------------|----------|----------------|----------------|----------|-------------------|-------------------|----------------------------|----------------------------|
| | Min. (V) | Max. (V) | Min. (V) | Max. (V) | | | | |
| LVC MOS 3.3 | -0.3 | 0.8 | 2.0 | 3.6 | 0.4 | V_{CCIO} - 0.4 | 16, 12, 8, 4 | -14, -12, -8, -4 |
| | | | | | 0.2 | V_{CCIO} - 0.2 | 0.1 | -0.1 |
| LV TTL | -0.3 | 0.8 | 2.0 | 3.6 | 0.4 | 2.4 | 16 | -16 |
| | | | | | 0.4 | V_{CCIO} - 0.4 | 12, 8, 4 | -12, -8, -4 |
| | | | | | 0.2 | V_{CCIO} - 0.2 | 0.1 | -0.1 |
| LVC MOS 2.5 | -0.3 | 0.7 | 1.7 | 3.6 | 0.4 | V_{CCIO} - 0.4 | 16, 12, 8, 4 | -14, -12, -8, -4 |
| | | | | | 0.2 | V_{CCIO} - 0.2 | 0.1 | -0.1 |
| LVC MOS 1.8 | -0.3 | $0.35V_{CCIO}$ | $0.65V_{CCIO}$ | 3.6 | 0.4 | V_{CCIO} - 0.4 | 16, 12, 8, 4 | -14, -12, -8, -4 |
| | | | | | 0.2 | V_{CCIO} - 0.2 | 0.1 | -0.1 |
| LVC MOS 1.5 | -0.3 | $0.35V_{CCIO}$ | $0.65V_{CCIO}$ | 3.6 | 0.4 | V_{CCIO} - 0.4 | 8, 4 | -8, -4 |
| | | | | | 0.2 | V_{CCIO} - 0.2 | 0.1 | -0.1 |
| LVC MOS 1.2 ("C" Version) | -0.3 | 0.42 | 0.78 | 3.6 | 0.4 | V_{CCIO} - 0.4 | 6, 2 | -6, -2 |
| | | | | | 0.2 | V_{CCIO} - 0.2 | 0.1 | -0.1 |
| LVC MOS 1.2 ("E" Version) | -0.3 | $0.35V_{CC}$ | $0.65V_{CC}$ | 3.6 | 0.4 | V_{CCIO} - 0.4 | 6, 2 | -6, -2 |
| | | | | | 0.2 | V_{CCIO} - 0.2 | 0.1 | -0.1 |
| PCI | -0.3 | $0.3V_{CCIO}$ | $0.5V_{CCIO}$ | 3.6 | $0.1V_{CCIO}$ | $0.9V_{CCIO}$ | 1.5 | -0.5 |

1. The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O Bank and the end of an I/O Bank, as shown in the logic signal connections table shall not exceed $n * 8\text{mA}$. Where n is the number of I/Os between Bank GND connections or between the last GND in a Bank and the end of a Bank.

MachXO Family Timing Adders^{1, 2, 3}


Over Recommended Operating Conditions

| Buffer Type | Description | -5 | -4 | -3 | Units |
|-------------------------|-----------------------|-------|-------|-------|-------|
| Input Adjusters | | | | | |
| LVDS25 ⁴ | LVDS | 0.44 | 0.53 | 0.61 | ns |
| BLVDS25 ⁴ | BLVDS | 0.44 | 0.53 | 0.61 | ns |
| LVPECL33 ⁴ | LVPECL | 0.42 | 0.50 | 0.59 | ns |
| LVTTL33 | LVTTL | 0.01 | 0.01 | 0.01 | ns |
| LVCMOS33 | LVCMOS 3.3 | 0.01 | 0.01 | 0.01 | ns |
| LVCMOS25 | LVCMOS 2.5 | 0.00 | 0.00 | 0.00 | ns |
| LVCMOS18 | LVCMOS 1.8 | 0.07 | 0.08 | 0.10 | ns |
| LVCMOS15 | LVCMOS 1.5 | 0.14 | 0.17 | 0.19 | ns |
| LVCMOS12 | LVCMOS 1.2 | 0.40 | 0.48 | 0.56 | ns |
| PCI33 ⁴ | PCI | 0.01 | 0.01 | 0.01 | ns |
| Output Adjusters | | | | | |
| LVDS25E | LVDS 2.5 E | -0.13 | -0.15 | -0.18 | ns |
| LVDS25 ⁴ | LVDS 2.5 | -0.21 | -0.26 | -0.30 | ns |
| BLVDS25 | BLVDS 2.5 | -0.03 | -0.03 | -0.04 | ns |
| LVPECL33 | LVPECL 3.3 | 0.04 | 0.04 | 0.05 | ns |
| LVTTL33_4mA | LVTTL 4mA drive | 0.04 | 0.04 | 0.05 | ns |
| LVTTL33_8mA | LVTTL 8mA drive | 0.06 | 0.07 | 0.08 | ns |
| LVTTL33_12mA | LVTTL 12mA drive | -0.01 | -0.01 | -0.01 | ns |
| LVTTL33_16mA | LVTTL 16mA drive | 0.50 | 0.60 | 0.70 | ns |
| LVCMOS33_4mA | LVCMOS 3.3 4mA drive | 0.04 | 0.04 | 0.05 | ns |
| LVCMOS33_8mA | LVCMOS 3.3 8mA drive | 0.06 | 0.07 | 0.08 | ns |
| LVCMOS33_12mA | LVCMOS 3.3 12mA drive | -0.01 | -0.01 | -0.01 | ns |
| LVCMOS33_14mA | LVCMOS 3.3 14mA drive | 0.50 | 0.60 | 0.70 | ns |
| LVCMOS25_4mA | LVCMOS 2.5 4mA drive | 0.05 | 0.06 | 0.07 | ns |
| LVCMOS25_8mA | LVCMOS 2.5 8mA drive | 0.10 | 0.12 | 0.13 | ns |
| LVCMOS25_12mA | LVCMOS 2.5 12mA drive | 0.00 | 0.00 | 0.00 | ns |
| LVCMOS25_14mA | LVCMOS 2.5 14mA drive | 0.34 | 0.40 | 0.47 | ns |
| LVCMOS18_4mA | LVCMOS 1.8 4mA drive | 0.11 | 0.13 | 0.15 | ns |
| LVCMOS18_8mA | LVCMOS 1.8 8mA drive | 0.05 | 0.06 | 0.06 | ns |
| LVCMOS18_12mA | LVCMOS 1.8 12mA drive | -0.06 | -0.07 | -0.08 | ns |
| LVCMOS18_14mA | LVCMOS 1.8 14mA drive | 0.06 | 0.07 | 0.09 | ns |
| LVCMOS15_4mA | LVCMOS 1.5 4mA drive | 0.15 | 0.19 | 0.22 | ns |
| LVCMOS15_8mA | LVCMOS 1.5 8mA drive | 0.05 | 0.06 | 0.07 | ns |
| LVCMOS12_2mA | LVCMOS 1.2 2mA drive | 0.26 | 0.31 | 0.36 | ns |
| LVCMOS12_6mA | LVCMOS 1.2 6mA drive | 0.05 | 0.06 | 0.07 | ns |
| PCI33 ⁴ | PCI33 | 1.85 | 2.22 | 2.59 | ns |

1. Timing adders are characterized but not tested on every device.
2. LVCMOS timing is measured with the load specified in Switching Test Conditions table.
3. All other standards tested according to the appropriate specifications.
4. I/O standard only available in LCMXO1200 and LCMXO2280 devices.

Rev. A 0.19

Figure 3-5. JTAG Port Timing Waveforms



Switching Test Conditions

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

Figure 3-6. Output Test Load, LVTTL and LVCMOS Standards




Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition | R ₁ | C _L | Timing Ref. | V _T |
|--|----------------|----------------|-----------------------------------|-----------------|
| LVTTL and LVCMOS settings (L -> H, H -> L) | ∞ | 0pF | LVTTL, LVCMOS 3.3 = 1.5V | — |
| | | | LVCMOS 2.5 = V _{CCIO} /2 | — |
| | | | LVCMOS 1.8 = V _{CCIO} /2 | — |
| | | | LVCMOS 1.5 = V _{CCIO} /2 | — |
| | | | LVCMOS 1.2 = V _{CCIO} /2 | — |
| LVTTL and LVCMOS 3.3 (Z -> H) | 188 | 0pF | 1.5 | V _{OL} |
| LVTTL and LVCMOS 3.3 (Z -> L) | | | | V _{OH} |
| Other LVCMOS (Z -> H) | | | V _{CCIO} /2 | V _{OL} |
| Other LVCMOS (Z -> L) | | | V _{CCIO} /2 | V _{OH} |
| LVTTL + LVCMOS (H -> Z) | | | V _{OH} - 0.15 | V _{OL} |
| LVTTL + LVCMOS (L -> Z) | | | V _{OL} - 0.15 | V _{OH} |

Note: Output test conditions for all other interfaces are determined by the respective standards.

Signal Descriptions

| Signal Name | I/O | Descriptions |
|---|-----|---|
| General Purpose | | |
| P[Edge] [Row/Column Number]_[A/B/C/D/E/F] | I/O | <p>[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).</p> <p>[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.</p> <p>[A/B/C/D/E/F] indicates the PIO within the group to which the pad is connected.</p> <p>Some of these user programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.</p> <p>During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-up resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-up resistor enabled.</p> |
| GSRN | I | Global RESET signal (active low). Dedicated pad, when not in use it can be used as an I/O pin. |
| TSALL | I | TSALL is a dedicated pad for the global output enable signal. When TSALL is high all the outputs are tristated. It is a dual function pin. When not in use, it can be used as an I/O pin. |
| NC | — | No connect. |
| GND | — | GND - Ground. Dedicated pins. |
| V _{CC} | — | VCC - The power supply pins for core logic. Dedicated pins. |
| V _{CCAUX} | — | VCCAUX - the Auxiliary power supply pin. This pin powers up a variety of internal circuits including all the differential and referenced input buffers. Dedicated pins. |
| V _{CCIOx} | — | V _{CCIO} - The power supply pins for I/O Bank x. Dedicated pins. |
| SLEEPN ¹ | I | Sleep Mode pin - Active low sleep pin. ^b When this pin is held high, the device operates normally. ^b This pin has a weak internal pull-up, but when unused, an external pull-up to V _{CC} is recommended. When driven low, the device moves into Sleep mode after a specified time. |
| PLL and Clock Functions (Used as user programmable I/O pins when not used for PLL or clock pins) | | |
| [LOC][0]_PLL[T, C]_IN | — | Reference clock (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement. |
| [LOC][0]_PLL[T, C]_FB | — | Optional feedback (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement. |
| PCLK [n]_[1:0] | — | Primary Clock Pads, n per side. |
| Test and Programming (Dedicated pins) | | |
| TMS | I | Test Mode Select input pin, used to control the 1149.1 state machine. |
| TCK | I | Test Clock input pin, used to clock the 1149.1 state machine. |
| TDI | I | Test Data input pin, used to load data into the device using an 1149.1 state machine. |
| TDO | O | Output pin -Test Data output pin used to shift data out of the device using 1149.1. |

¹. Applies to MachXO "C" devices only. NC for "E" devices.

LCMxo256 and LCMxo640 Logic Signal Connections: 100 TQFP (Cont.)

| Pin Number | LCMxo256 | | | | LCMxo640 | | | |
|------------|---------------|------|---------------|--------------|---------------|------|---------------|--------------|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 43 | PB4A | 1 | | T | PB8B | 2 | | |
| 44 | PB4B | 1 | | C | PB8C | 2 | | T |
| 45 | PB4C | 1 | | T | PB8D | 2 | | C |
| 46 | PB4D | 1 | | C | PB9A | 2 | | |
| 47 | PB5A | 1 | | | PB9C | 2 | | T |
| 48* | SLEEPN | - | SLEEPN | | SLEEPN | - | SLEEPN | |
| 49 | PB5C | 1 | | T | PB9D | 2 | | C |
| 50 | PB5D | 1 | | C | PB9F | 2 | | |
| 51 | PR9B | 0 | | C | PR11D | 1 | | C |
| 52 | PR9A | 0 | | T | PR11B | 1 | | C |
| 53 | PR8B | 0 | | C | PR11C | 1 | | T |
| 54 | PR8A | 0 | | T | PR11A | 1 | | T |
| 55 | PR7D | 0 | | C | PR10D | 1 | | C |
| 56 | PR7C | 0 | | T | PR10C | 1 | | T |
| 57 | PR7B | 0 | | C | PR10B | 1 | | C |
| 58 | PR7A | 0 | | T | PR10A | 1 | | T |
| 59 | PR6B | 0 | | C | PR9D | 1 | | |
| 60 | VCCIO0 | 0 | | | VCCIO1 | 1 | | |
| 61 | PR6A | 0 | | T | PR9B | 1 | | |
| 62 | GNDIO0 | 0 | | | GNDIO1 | 1 | | |
| 63 | PR5D | 0 | | C | PR7B | 1 | | |
| 64 | PR5C | 0 | | T | PR6C | 1 | | |
| 65 | PR5B | 0 | | C | PR6B | 1 | | |
| 66 | PR5A | 0 | | T | PR5D | 1 | | |
| 67 | PR4B | 0 | | C | PR5B | 1 | | |
| 68 | PR4A | 0 | | T | PR4D | 1 | | |
| 69 | PR3D | 0 | | C | PR4B | 1 | | |
| 70 | PR3C | 0 | | T | PR3D | 1 | | |
| 71 | PR3B | 0 | | C | PR3B | 1 | | |
| 72 | PR3A | 0 | | T | PR2D | 1 | | |
| 73 | PR2B | 0 | | C | PR2B | 1 | | |
| 74 | VCCIO0 | 0 | | | VCCIO1 | 1 | | |
| 75 | GNDIO0 | 0 | | | GNDIO1 | 1 | | |
| 76 | PR2A | 0 | | T | PT9F | 0 | | C |
| 77 | PT5C | 0 | | | PT9E | 0 | | T |
| 78 | PT5B | 0 | | C | PT9C | 0 | | |
| 79 | PT5A | 0 | | T | PT9A | 0 | | |
| 80 | PT4F | 0 | | C | VCCIO0 | 0 | | |
| 81 | PT4E | 0 | | T | GNDIO0 | 0 | | |
| 82 | PT4D | 0 | | C | PT7E | 0 | | |
| 83 | PT4C | 0 | | T | PT7A | 0 | | |
| 84 | GND | - | | | GND | - | | |

LCMxo1200 and LCMxo2280 Logic Signal Connections: 100 TQFP

| Pin Number | LCMxo1200 | | | | LCMxo2280 | | | |
|------------|------------------|------|----------------|--------------|------------------|------|----------------|--------------|
| | Ball Function | Bank | Dual Function | Differential | Ball Function | Bank | Dual Function | Differential |
| 1 | PL2A | 7 | | T | PL2A | 7 | LUM0_PLLT_FB_A | T |
| 2 | PL2B | 7 | | C | PL2B | 7 | LUM0_PLLC_FB_A | C |
| 3 | PL3C | 7 | | T | PL3C | 7 | LUM0_PLLT_IN_A | T |
| 4 | PL3D | 7 | | C | PL3D | 7 | LUM0_PLLC_IN_A | C |
| 5 | PL4B | 7 | | | PL4B | 7 | | |
| 6 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| 7 | PL6A | 7 | | T* | PL7A | 7 | | T* |
| 8 | PL6B | 7 | GSRN | C* | PL7B | 7 | GSRN | C* |
| 9 | GND | - | | | GND | - | | |
| 10 | PL7C | 7 | | T | PL9C | 7 | | T |
| 11 | PL7D | 7 | | C | PL9D | 7 | | C |
| 12 | PL8C | 7 | | T | PL10C | 7 | | T |
| 13 | PL8D | 7 | | C | PL10D | 7 | | C |
| 14 | PL9C | 6 | | | PL11C | 6 | | |
| 15 | PL10A | 6 | | T* | PL13A | 6 | | T* |
| 16 | PL10B | 6 | | C* | PL13B | 6 | | C* |
| 17 | VCC | - | | | VCC | - | | |
| 18 | PL11B | 6 | | | PL14D | 6 | | C |
| 19 | PL11C | 6 | TSALL | | PL14C | 6 | TSALL | T |
| 20 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| 21 | PL13C | 6 | | | PL16C | 6 | | |
| 22 | PL14A | 6 | LLM0_PLLT_FB_A | T* | PL17A | 6 | LLM0_PLLT_FB_A | T* |
| 23 | PL14B | 6 | LLM0_PLLC_FB_A | C* | PL17B | 6 | LLM0_PLLC_FB_A | C* |
| 24 | PL15A | 6 | LLM0_PLLT_IN_A | T* | PL18A | 6 | LLM0_PLLT_IN_A | T* |
| 25 | PL15B | 6 | LLM0_PLLC_IN_A | C* | PL18B | 6 | LLM0_PLLC_IN_A | C* |
| 26** | GNDIO6 GNDIO5 | - | | | GNDIO6 GNDIO5 | - | | |
| 27 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| 28 | TMS | 5 | TMS | | TMS | 5 | TMS | |
| 29 | TCK | 5 | TCK | | TCK | 5 | TCK | |
| 30 | PB3B | 5 | | | PB3B | 5 | | |
| 31 | PB4A | 5 | | T | PB4A | 5 | | T |
| 32 | PB4B | 5 | | C | PB4B | 5 | | C |
| 33 | TDO | 5 | TDO | | TDO | 5 | TDO | |
| 34 | TDI | 5 | TDI | | TDI | 5 | TDI | |
| 35 | VCC | - | | | VCC | - | | |
| 36 | VCCAUX | - | | | VCCAUX | - | | |
| 37 | PB6E | 5 | | T | PB8E | 5 | | T |
| 38 | PB6F | 5 | | C | PB8F | 5 | | C |
| 39 | PB7B | 4 | PCLK4_1**** | | PB10F | 4 | PCLK4_1**** | |
| 40 | PB7F | 4 | PCLK4_0**** | | PB10B | 4 | PCLK4_0**** | |
| 41 | GND | - | | | GND | - | | |

LCMxo256 and LCMxo640 Logic Signal Connections: 100 csBGA

| LCMxo256 | | | | | LCMxo640 | | | | |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| B1 | PL2A | 1 | | T | B1 | PL2A | 3 | | T |
| C1 | PL2B | 1 | | C | C1 | PL2C | 3 | | T |
| D2 | PL3A | 1 | | T | D2 | PL2B | 3 | | C |
| D1 | PL3B | 1 | | C | D1 | PL2D | 3 | | C |
| C2 | PL3C | 1 | | T | C2 | PL3A | 3 | | T |
| E1 | PL3D | 1 | | C | E1 | PL3B | 3 | | C |
| E2 | PL4A | 1 | | T | E2 | PL3C | 3 | | T |
| F1 | PL4B | 1 | | C | F1 | PL3D | 3 | | C |
| F2 | PL5A | 1 | | T | F2 | PL4A | 3 | | |
| G2 | PL5B | 1 | | C | G2 | PL4C | 3 | | T |
| H1 | GNDIO1 | 1 | | | H1 | GNDIO3 | 3 | | |
| H2 | PL5C | 1 | | T | H2 | PL4D | 3 | | C |
| J1 | PL5D | 1 | GSRN | C | J1 | PL5B | 3 | GSRN | |
| J2 | PL6A | 1 | | T | J2 | PL7B | 3 | | |
| K1 | PL6B | 1 | TSALL | C | K1 | PL8C | 3 | TSALL | T |
| K2 | PL7A | 1 | | T | K2 | PL8D | 3 | | C |
| L1 | PL7B | 1 | | C | L1 | PL9A | 3 | | |
| L2 | PL7C | 1 | | T | L2 | PL9C | 3 | | |
| M1 | PL7D | 1 | | C | M1 | PL10A | 3 | | |
| M2 | PL8A | 1 | | T | M2 | PL10C | 3 | | |
| N1 | PL8B | 1 | | C | N1 | PL11A | 3 | | |
| M3 | PL9A | 1 | | T | M3 | PL11C | 3 | | |
| N2 | GNDIO1 | 1 | | | N2 | GNDIO3 | 3 | | |
| P2 | TMS | 1 | TMS | | P2 | TMS | 2 | TMS | |
| P3 | PL9B | 1 | | C | P3 | PB2C | 2 | | |
| N4 | TCK | 1 | TCK | | N4 | TCK | 2 | TCK | |
| P4 | PB2A | 1 | | T | P4 | VCCIO2 | 2 | | |
| N3 | PB2B | 1 | | C | N3 | GNDIO2 | 2 | | |
| P5 | TDO | 1 | TDO | | P5 | TDO | 2 | TDO | |
| N5 | PB2C | 1 | | T | N5 | PB4C | 2 | | |
| P6 | TDI | 1 | TDI | | P6 | TDI | 2 | TDI | |
| N6 | PB2D | 1 | | C | N6 | PB4E | 2 | | |
| P7 | VCC | - | | | P7 | VCC | - | | |
| N7 | PB3A | 1 | PCLK1_1** | T | N7 | PB5B | 2 | PCLK2_1** | |
| P8 | PB3B | 1 | | C | P8 | PB5D | 2 | | |
| N8 | PB3C | 1 | PCLK1_0** | T | N8 | PB6B | 2 | PCLK2_0** | |
| P9 | PB3D | 1 | | C | P9 | PB6C | 2 | | |
| N10 | GNDIO1 | 1 | | | N10 | GNDIO2 | 2 | | |
| P11 | PB4A | 1 | | T | P11 | PB8B | 2 | | |
| N11 | PB4B | 1 | | C | N11 | PB8C | 2 | | T |
| P12 | PB4C | 1 | | T | P12 | PB8D | 2 | | C |
| N12 | PB4D | 1 | | C | N12 | PB9A | 2 | | |

LCMxo256 and LCMxo640 Logic Signal Connections: 100 csBGA (Cont.)

| LCMxo256 | | | | | LCMxo640 | | | | |
|-------------|---------------|------|---------------|--------------|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential | Ball Number | Ball Function | Bank | Dual Function | Differential |
| A4 | GNDIO0 | 0 | | | A4 | GNDIO0 | 0 | | |
| B4 | PT3A | 0 | | T | B4 | PT3B | 0 | | C |
| A3 | PT2F | 0 | | C | A3 | PT3A | 0 | | T |
| B3 | PT2E | 0 | | T | B3 | PT2F | 0 | | C |
| A2 | PT2D | 0 | | C | A2 | PT2E | 0 | | T |
| C3 | PT2C | 0 | | T | C3 | PT2B | 0 | | C |
| A1 | PT2B | 0 | | C | A1 | PT2C | 0 | | |
| B2 | PT2A | 0 | | T | B2 | PT2A | 0 | | T |
| N9 | GND | - | | | N9 | GND | - | | |
| B9 | GND | - | | | B9 | GND | - | | |
| B5 | VCCIO0 | 0 | | | B5 | VCCIO0 | 0 | | |
| A14 | VCCIO0 | 0 | | | A14 | VCCIO1 | 1 | | |
| H14 | VCCIO0 | 0 | | | H14 | VCCIO1 | 1 | | |
| P10 | VCCIO1 | 1 | | | P10 | VCCIO2 | 2 | | |
| G1 | VCCIO1 | 1 | | | G1 | VCCIO3 | 3 | | |
| P1 | VCCIO1 | 1 | | | P1 | VCCIO3 | 3 | | |

*NC for "E" devices.

**Primary clock inputs are single-ended.

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:
132 csBGA**

| LCMxo640 | | | | | LCMxo1200 | | | | | LCMxo2280 | | | | |
|----------|---------------|------|---------------|--------------|-----------|---------------|------|----------------|--------------|-----------|---------------|------|----------------|--------------|
| Ball # | Ball Function | Bank | Dual Function | Differential | Ball # | Ball Function | Bank | Dual Function | Differential | Ball # | Ball Function | Bank | Dual Function | Differential |
| B1 | PL2A | 3 | | T | B1 | PL2A | 7 | | T | B1 | PL2A | 7 | LUM0_PLLT_FB_A | T |
| C1 | PL2B | 3 | | C | C1 | PL3C | 7 | | T | C1 | PL3C | 7 | LUM0_PLLT_IN_A | T |
| B2 | PL2C | 3 | | T | B2 | PL2B | 7 | | C | B2 | PL2B | 7 | LUM0_PLLC_FB_A | C |
| C2 | PL2D | 3 | | C | C2 | PL4A | 7 | | T* | C2 | PL4A | 7 | | T* |
| C3 | PL3A | 3 | | T | C3 | PL3D | 7 | | C | C3 | PL3D | 7 | LUM0_PLLC_IN_A | C |
| D1 | PL3B | 3 | | C | D1 | PL4B | 7 | | C* | D1 | PL4B | 7 | | C* |
| D3 | PL3D | 3 | | | D3 | PL4C | 7 | | | D3 | PL4C | 7 | | |
| E1 | GNDIO3 | 3 | | | E1 | GNDIO7 | 7 | | | E1 | GNDIO7 | 7 | | |
| E2 | PL5A | 3 | | T | E2 | PL6A | 7 | | T* | E2 | PL7A | 7 | | T* |
| E3 | PL5B | 3 | GSRN | C | E3 | PL6B | 7 | GSRN | C* | E3 | PL7B | 7 | GSRN | C* |
| F2 | PL5D | 3 | | | F2 | PL6D | 7 | | | F2 | PL7D | 7 | | |
| F3 | PL6B | 3 | | | F3 | PL7C | 7 | | T | F3 | PL9C | 7 | | T |
| G1 | PL6C | 3 | | T | G1 | PL7D | 7 | | C | G1 | PL9D | 7 | | C |
| G2 | PL6D | 3 | | C | G2 | PL8C | 7 | | T | G2 | PL10C | 7 | | T |
| G3 | PL7A | 3 | | T | G3 | PL8D | 7 | | C | G3 | PL10D | 7 | | C |
| H2 | PL7B | 3 | | C | H2 | PL10A | 6 | | T* | H2 | PL12A | 6 | | T* |
| H1 | PL7C | 3 | | | H1 | PL10B | 6 | | C* | H1 | PL12B | 6 | | C* |
| H3 | VCC | - | | | H3 | VCC | - | | | H3 | VCC | - | | |
| J1 | PL8A | 3 | | | J1 | PL11B | 6 | | | J1 | PL14D | 6 | | C |
| J2 | PL8C | 3 | TSALL | | J2 | PL11C | 6 | TSALL | T | J2 | PL14C | 6 | TSALL | T |
| J3 | PL9A | 3 | | T | J3 | PL11D | 6 | | C | J3 | PL14B | 6 | | |
| K2 | PL9B | 3 | | C | K2 | PL12A | 6 | | T* | K2 | PL15A | 6 | | T* |
| K1 | PL9C | 3 | | | K1 | PL12B | 6 | | C* | K1 | PL15B | 6 | | C* |
| L2 | GNDIO3 | 3 | | | L2 | GNDIO6 | 6 | | | L2 | GNDIO6 | 6 | | |
| L1 | PL10A | 3 | | T | L1 | PL14A | 6 | LLM0_PLLT_FB_A | T* | L1 | PL17A | 6 | LLM0_PLLT_FB_A | T* |
| L3 | PL10B | 3 | | C | L3 | PL14B | 6 | LLM0_PLLC_FB_A | C* | L3 | PL17B | 6 | LLM0_PLLC_FB_A | C* |
| M1 | PL11A | 3 | | T | M1 | PL15A | 6 | LLM0_PLLT_IN_A | T* | M1 | PL18A | 6 | LLM0_PLLT_IN_A | T* |
| N1 | PL11B | 3 | | C | N1 | PL16A | 6 | | T | N1 | PL19A | 6 | | T |
| M2 | PL11C | 3 | | T | M2 | PL15B | 6 | LLM0_PLLC_IN_A | C* | M2 | PL18B | 6 | LLM0_PLLC_IN_A | C* |
| P1 | PL11D | 3 | | C | P1 | PL16B | 6 | | C | P1 | PL19B | 6 | | C |
| P2 | GNDIO2 | 2 | | | P2 | GNDIO5 | 5 | | | P2 | GNDIO5 | 5 | | |
| P3 | TMS | 2 | TMS | | P3 | TMS | 5 | TMS | | P3 | TMS | 5 | TMS | |
| M3 | PB2C | 2 | | T | M3 | PB2C | 5 | | T | M3 | PB2A | 5 | | T |
| N3 | PB2D | 2 | | C | N3 | PB2D | 5 | | C | N3 | PB2B | 5 | | C |
| P4 | TCK | 2 | TCK | | P4 | TCK | 5 | TCK | | P4 | TCK | 5 | TCK | |
| M4 | PB3B | 2 | | | M4 | PB3B | 5 | | | M4 | PB3B | 5 | | |
| N4 | PB3C | 2 | | T | N4 | PB4A | 5 | | T | N4 | PB4A | 5 | | T |
| P5 | PB3D | 2 | | C | P5 | PB4B | 5 | | C | P5 | PB4B | 5 | | C |
| N5 | TDO | 2 | TDO | | N5 | TDO | 5 | TDO | | N5 | TDO | 5 | TDO | |
| M5 | TDI | 2 | TDI | | M5 | TDI | 5 | TDI | | M5 | TDI | 5 | TDI | |
| N6 | PB4E | 2 | | T | N6 | PB5C | 5 | | | N6 | PB6C | 5 | | |
| P6 | VCC | - | | | P6 | VCC | - | | | P6 | VCC | - | | |
| M6 | PB4F | 2 | | C | M6 | PB6A | 5 | | | M6 | PB8A | 5 | | |
| P7 | VCCAUX | - | | | P7 | VCCAUX | - | | | P7 | VCCAUX | - | | |
| N7 | PB5A | 2 | | T | N7 | PB6F | 5 | | | N7 | PB8F | 5 | | |
| M7 | PB5B | 2 | PCLK2_1*** | C | M7 | PB7B | 4 | PCLK4_1*** | | M7 | PB10F | 4 | PCLK4_1*** | |
| N8 | PB5D | 2 | | | N8 | PB7C | 4 | | T | N8 | PB10C | 4 | | T |
| P8 | PB6A | 2 | | T | P8 | PB7D | 4 | | C | P8 | PB10D | 4 | | C |
| M8 | PB6B | 2 | PCLK2_0*** | C | M8 | PB7F | 4 | PCLK4_0*** | | M8 | PB10B | 4 | PCLK4_0*** | |
| N9 | PB7A | 2 | | T | N9 | PB9A | 4 | | T | N9 | PB12A | 4 | | T |

LCMxo2280 Logic Signal Connections: 324 ftBGA (Cont.)

| LCMxo2280 | | | | |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| E13 | PT16D | 1 | | C |
| C15 | PT16C | 1 | | T |
| F13 | PT16B | 1 | | C |
| D14 | PT16A | 1 | | T |
| A18 | PT15D | 1 | | C |
| B17 | PT15C | 1 | | T |
| A16 | PT15B | 1 | | C |
| A17 | PT15A | 1 | | T |
| VCC | VCC | - | | |
| D13 | PT14D | 1 | | C |
| F12 | PT14C | 1 | | T |
| C14 | PT14B | 1 | | C |
| E12 | PT14A | 1 | | T |
| C13 | PT13D | 1 | | C |
| B16 | PT13C | 1 | | T |
| B15 | PT13B | 1 | | C |
| A15 | PT13A | 1 | | T |
| VCCIO1 | VCCIO1 | 1 | | |
| GND | GNDIO1 | 1 | | |
| B14 | PT12F | 1 | | C |
| A14 | PT12E | 1 | | T |
| D12 | PT12D | 1 | | C |
| F11 | PT12C | 1 | | T |
| B13 | PT12B | 1 | | C |
| A13 | PT12A | 1 | | T |
| C12 | PT11D | 1 | | C |
| GND | GND | - | | |
| B12 | PT11C | 1 | | T |
| E11 | PT11B | 1 | | C |
| D11 | PT11A | 1 | | T |
| C11 | PT10F | 1 | | C |
| A12 | PT10E | 1 | | T |
| VCCIO1 | VCCIO1 | 1 | | |
| GND | GNDIO1 | 1 | | |
| F10 | PT10D | 1 | | C |
| D10 | PT10C | 1 | | T |
| B11 | PT10B | 1 | PCLK1_1*** | C |
| A11 | PT10A | 1 | | T |
| E10 | PT9D | 1 | | C |
| C10 | PT9C | 1 | | T |
| D9 | PT9B | 1 | PCLK1_0*** | C |
| E9 | PT9A | 1 | | T |
| B10 | PT8F | 0 | | C |

LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

| LCMXO2280 | | | | |
|-------------|---------------|------|---------------|--------------|
| Ball Number | Ball Function | Bank | Dual Function | Differential |
| A10 | PT8E | 0 | | T |
| VCCIO0 | VCCIO0 | 0 | | |
| GND | GNDIO0 | 0 | | |
| A9 | PT8D | 0 | | C |
| C9 | PT8C | 0 | | T |
| B9 | PT8B | 0 | | C |
| F9 | VCCAUX | - | | |
| A8 | PT8A | 0 | | T |
| B8 | PT7D | 0 | | C |
| C8 | PT7C | 0 | | T |
| VCC | VCC | - | | |
| A7 | PT7B | 0 | | C |
| B7 | PT7A | 0 | | T |
| A6 | PT6A | 0 | | T |
| B6 | PT6B | 0 | | C |
| D8 | PT6C | 0 | | T |
| F8 | PT6D | 0 | | C |
| C7 | PT6E | 0 | | T |
| E8 | PT6F | 0 | | C |
| D7 | PT5D | 0 | | C |
| VCCIO0 | VCCIO0 | 0 | | |
| GND | GNDIO0 | 0 | | |
| E7 | PT5C | 0 | | T |
| A5 | PT5B | 0 | | C |
| C6 | PT5A | 0 | | T |
| B5 | PT4A | 0 | | T |
| A4 | PT4B | 0 | | C |
| D6 | PT4C | 0 | | T |
| F7 | PT4D | 0 | | C |
| B4 | PT4E | 0 | | T |
| GND | GND | - | | |
| C5 | PT4F | 0 | | C |
| F6 | PT3D | 0 | | C |
| E5 | PT3C | 0 | | T |
| E6 | PT3B | 0 | | C |
| D5 | PT3A | 0 | | T |
| A3 | PT2D | 0 | | C |
| C4 | PT2C | 0 | | T |
| A2 | PT2B | 0 | | C |
| B2 | PT2A | 0 | | T |
| VCCIO0 | VCCIO0 | 0 | | |
| GND | GNDIO0 | 0 | | |
| E14 | GND | - | | |

Lead-Free Packaging
Commercial

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo256C-3TN100C | 256 | 1.8V/2.5V/3.3V | 78 | -3 | Lead-Free TQFP | 100 | COM |
| LCMxo256C-4TN100C | 256 | 1.8V/2.5V/3.3V | 78 | -4 | Lead-Free TQFP | 100 | COM |
| LCMxo256C-5TN100C | 256 | 1.8V/2.5V/3.3V | 78 | -5 | Lead-Free TQFP | 100 | COM |
| LCMxo256C-3MN100C | 256 | 1.8V/2.5V/3.3V | 78 | -3 | Lead-Free csBGA | 100 | COM |
| LCMxo256C-4MN100C | 256 | 1.8V/2.5V/3.3V | 78 | -4 | Lead-Free csBGA | 100 | COM |
| LCMxo256C-5MN100C | 256 | 1.8V/2.5V/3.3V | 78 | -5 | Lead-Free csBGA | 100 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo640C-3TN100C | 640 | 1.8V/2.5V/3.3V | 74 | -3 | Lead-Free TQFP | 100 | COM |
| LCMxo640C-4TN100C | 640 | 1.8V/2.5V/3.3V | 74 | -4 | Lead-Free TQFP | 100 | COM |
| LCMxo640C-5TN100C | 640 | 1.8V/2.5V/3.3V | 74 | -5 | Lead-Free TQFP | 100 | COM |
| LCMxo640C-3MN100C | 640 | 1.8V/2.5V/3.3V | 74 | -3 | Lead-Free csBGA | 100 | COM |
| LCMxo640C-4MN100C | 640 | 1.8V/2.5V/3.3V | 74 | -4 | Lead-Free csBGA | 100 | COM |
| LCMxo640C-5MN100C | 640 | 1.8V/2.5V/3.3V | 74 | -5 | Lead-Free csBGA | 100 | COM |
| LCMxo640C-3TN144C | 640 | 1.8V/2.5V/3.3V | 113 | -3 | Lead-Free TQFP | 144 | COM |
| LCMxo640C-4TN144C | 640 | 1.8V/2.5V/3.3V | 113 | -4 | Lead-Free TQFP | 144 | COM |
| LCMxo640C-5TN144C | 640 | 1.8V/2.5V/3.3V | 113 | -5 | Lead-Free TQFP | 144 | COM |
| LCMxo640C-3MN132C | 640 | 1.8V/2.5V/3.3V | 101 | -3 | Lead-Free csBGA | 132 | COM |
| LCMxo640C-4MN132C | 640 | 1.8V/2.5V/3.3V | 101 | -4 | Lead-Free csBGA | 132 | COM |
| LCMxo640C-5MN132C | 640 | 1.8V/2.5V/3.3V | 101 | -5 | Lead-Free csBGA | 132 | COM |
| LCMxo640C-3BN256C | 640 | 1.8V/2.5V/3.3V | 159 | -3 | Lead-Free caBGA | 256 | COM |
| LCMxo640C-4BN256C | 640 | 1.8V/2.5V/3.3V | 159 | -4 | Lead-Free caBGA | 256 | COM |
| LCMxo640C-5BN256C | 640 | 1.8V/2.5V/3.3V | 159 | -5 | Lead-Free caBGA | 256 | COM |
| LCMxo640C-3FTN256C | 640 | 1.8V/2.5V/3.3V | 159 | -3 | Lead-Free ftBGA | 256 | COM |
| LCMxo640C-4FTN256C | 640 | 1.8V/2.5V/3.3V | 159 | -4 | Lead-Free ftBGA | 256 | COM |
| LCMxo640C-5FTN256C | 640 | 1.8V/2.5V/3.3V | 159 | -5 | Lead-Free ftBGA | 256 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|---------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo1200C-3TN100C | 1200 | 1.8V/2.5V/3.3V | 73 | -3 | Lead-Free TQFP | 100 | COM |
| LCMxo1200C-4TN100C | 1200 | 1.8V/2.5V/3.3V | 73 | -4 | Lead-Free TQFP | 100 | COM |
| LCMxo1200C-5TN100C | 1200 | 1.8V/2.5V/3.3V | 73 | -5 | Lead-Free TQFP | 100 | COM |
| LCMxo1200C-3TN144C | 1200 | 1.8V/2.5V/3.3V | 113 | -3 | Lead-Free TQFP | 144 | COM |
| LCMxo1200C-4TN144C | 1200 | 1.8V/2.5V/3.3V | 113 | -4 | Lead-Free TQFP | 144 | COM |
| LCMxo1200C-5TN144C | 1200 | 1.8V/2.5V/3.3V | 113 | -5 | Lead-Free TQFP | 144 | COM |
| LCMxo1200C-3MN132C | 1200 | 1.8V/2.5V/3.3V | 101 | -3 | Lead-Free csBGA | 132 | COM |
| LCMxo1200C-4MN132C | 1200 | 1.8V/2.5V/3.3V | 101 | -4 | Lead-Free csBGA | 132 | COM |
| LCMxo1200C-5MN132C | 1200 | 1.8V/2.5V/3.3V | 101 | -5 | Lead-Free csBGA | 132 | COM |
| LCMxo1200C-3BN256C | 1200 | 1.8V/2.5V/3.3V | 211 | -3 | Lead-Free caBGA | 256 | COM |
| LCMxo1200C-4BN256C | 1200 | 1.8V/2.5V/3.3V | 211 | -4 | Lead-Free caBGA | 256 | COM |
| LCMxo1200C-5BN256C | 1200 | 1.8V/2.5V/3.3V | 211 | -5 | Lead-Free caBGA | 256 | COM |
| LCMxo1200C-3FTN256C | 1200 | 1.8V/2.5V/3.3V | 211 | -3 | Lead-Free ftBGA | 256 | COM |
| LCMxo1200C-4FTN256C | 1200 | 1.8V/2.5V/3.3V | 211 | -4 | Lead-Free ftBGA | 256 | COM |
| LCMxo1200C-5FTN256C | 1200 | 1.8V/2.5V/3.3V | 211 | -5 | Lead-Free ftBGA | 256 | COM |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|-------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo256E-3TN100I | 256 | 1.2V | 78 | -3 | Lead-Free TQFP | 100 | IND |
| LCMxo256E-4TN100I | 256 | 1.2V | 78 | -4 | Lead-Free TQFP | 100 | IND |
| LCMxo256E-3MN100I | 256 | 1.2V | 78 | -3 | Lead-Free csBGA | 100 | IND |
| LCMxo256E-4MN100I | 256 | 1.2V | 78 | -4 | Lead-Free csBGA | 100 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|--------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo640E-3TN100I | 640 | 1.2V | 74 | -3 | Lead-Free TQFP | 100 | IND |
| LCMxo640E-4TN100I | 640 | 1.2V | 74 | -4 | Lead-Free TQFP | 100 | IND |
| LCMxo640E-3MN100I | 640 | 1.2V | 74 | -3 | Lead-Free csBGA | 100 | IND |
| LCMxo640E-4MN100I | 640 | 1.2V | 74 | -4 | Lead-Free csBGA | 100 | IND |
| LCMxo640E-3TN144I | 640 | 1.2V | 113 | -3 | Lead-Free TQFP | 144 | IND |
| LCMxo640E-4TN144I | 640 | 1.2V | 113 | -4 | Lead-Free TQFP | 144 | IND |
| LCMxo640E-3MN132I | 640 | 1.2V | 101 | -3 | Lead-Free csBGA | 132 | IND |
| LCMxo640E-4MN132I | 640 | 1.2V | 101 | -4 | Lead-Free csBGA | 132 | IND |
| LCMxo640E-3BN256I | 640 | 1.2V | 159 | -3 | Lead-Free caBGA | 256 | IND |
| LCMxo640E-4BN256I | 640 | 1.2V | 159 | -4 | Lead-Free caBGA | 256 | IND |
| LCMxo640E-3FTN256I | 640 | 1.2V | 159 | -3 | Lead-Free ftBGA | 256 | IND |
| LCMxo640E-4FTN256I | 640 | 1.2V | 159 | -4 | Lead-Free ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|---------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo1200E-3TN100I | 1200 | 1.2V | 73 | -3 | Lead-Free TQFP | 100 | IND |
| LCMxo1200E-4TN100I | 1200 | 1.2V | 73 | -4 | Lead-Free TQFP | 100 | IND |
| LCMxo1200E-3TN144I | 1200 | 1.2V | 113 | -3 | Lead-Free TQFP | 144 | IND |
| LCMxo1200E-4TN144I | 1200 | 1.2V | 113 | -4 | Lead-Free TQFP | 144 | IND |
| LCMxo1200E-3MN132I | 1200 | 1.2V | 101 | -3 | Lead-Free csBGA | 132 | IND |
| LCMxo1200E-4MN132I | 1200 | 1.2V | 101 | -4 | Lead-Free csBGA | 132 | IND |
| LCMxo1200E-3BN256I | 1200 | 1.2V | 211 | -3 | Lead-Free caBGA | 256 | IND |
| LCMxo1200E-4BN256I | 1200 | 1.2V | 211 | -4 | Lead-Free caBGA | 256 | IND |
| LCMxo1200E-3FTN256I | 1200 | 1.2V | 211 | -3 | Lead-Free ftBGA | 256 | IND |
| LCMxo1200E-4FTN256I | 1200 | 1.2V | 211 | -4 | Lead-Free ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | I/Os | Grade | Package | Pins | Temp. |
|---------------------|------|----------------|------|-------|-----------------|------|-------|
| LCMxo2280E-3TN100I | 2280 | 1.2V | 73 | -3 | Lead-Free TQFP | 100 | IND |
| LCMxo2280E-4TN100I | 2280 | 1.2V | 73 | -4 | Lead-Free TQFP | 100 | IND |
| LCMxo2280E-3TN144I | 2280 | 1.2V | 113 | -3 | Lead-Free TQFP | 144 | IND |
| LCMxo2280E-4TN144I | 2280 | 1.2V | 113 | -4 | Lead-Free TQFP | 144 | IND |
| LCMxo2280E-3MN132I | 2280 | 1.2V | 101 | -3 | Lead-Free csBGA | 132 | IND |
| LCMxo2280E-4MN132I | 2280 | 1.2V | 101 | -4 | Lead-Free csBGA | 132 | IND |
| LCMxo2280E-3BN256I | 2280 | 1.2V | 211 | -3 | Lead-Free caBGA | 256 | IND |
| LCMxo2280E-4BN256I | 2280 | 1.2V | 211 | -4 | Lead-Free caBGA | 256 | IND |
| LCMxo2280E-3FTN256I | 2280 | 1.2V | 211 | -3 | Lead-Free ftBGA | 256 | IND |
| LCMxo2280E-4FTN256I | 2280 | 1.2V | 211 | -4 | Lead-Free ftBGA | 256 | IND |
| LCMxo2280E-3FTN324I | 2280 | 1.2V | 271 | -3 | Lead-Free ftBGA | 324 | IND |
| LCMxo2280E-4FTN324I | 2280 | 1.2V | 271 | -4 | Lead-Free ftBGA | 324 | IND |

| Date | Version | Section | Change Summary |
|-----------------------|-----------------|----------------------------------|---|
| April 2006 (cont.) | 02.0 (cont.) | Architecture (cont.) | <p>"Top View of the MachXO1200 Device" figure updated.</p> <p>"Top View of the MachXO640 Device" figure updated.</p> <p>"Top View of the MachXO256 Device" figure updated.</p> <p>"Slice Diagram" figure updated.</p> <p>Slice Signal Descriptions table updated.</p> <p>Routing section updated.</p> <p>sysCLOCK Phase Locked Loops (PLLs) section updated.</p> <p>PLL Diagram updated.</p> <p>PLL Signal Descriptions table updated.</p> <p>sysMEM Memory section has been updated.</p> <p>PIO Groups section has been updated.</p> <p>PIO section has been updated.</p> <p>MachXO PIO Block Diagram updated.</p> <p>Supported Input Standards table updated.</p> <p>MachXO Configuration and Programming diagram updated.</p> |
| | | DC and Switching Characteristics | <p>Recommended Operating Conditions table - footnotes updated.</p> <p>MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.</p> <p>Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.</p> <p>DC Electrical Characteristics, footnotes have been updated.</p> <p>Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.</p> <p>Supply Current (Standby) table and associated footnotes updated.</p> <p>Initialization Supply Current table and footnotes updated.</p> <p>Programming and Erase Flash Supply Current table and associated footnotes have been updated.</p> <p>Register-to-Register Performance table updated (rev. A 0.19).</p> <p>MachXO External Switching Characteristics updated (rev. A 0.19).</p> <p>MachXO Internal Timing Parameters updated (rev. A 0.19).</p> <p>MachXO Family Timing Adders updated (rev. A 0.19).</p> <p>sysCLOCK Timing updated (rev. A 0.19).</p> <p>MachXO "C" Sleep Mode Timing updated (A 0.19).</p> <p>JTAG Port Timing Specification updated (rev. A 0.19).</p> <p>Test Fixture Required Components table updated.</p> |
| | | Pinout Information | <p>Signal Descriptions have been updated.</p> <p>Pin Information Summary has been updated. Footnote has been added.</p> <p>Power Supply and NC Connection table has been updated.</p> <p>Logic Signal Connections have been updated (PCLKTx_x --> PCLKx_x)</p> |
| | | Ordering Information | <p>Removed "4W" references.</p> <p>Added 256-ftBGA Ordering Part Numbers for MachXO640.</p> |
| May 2006 | 02.1 | Pinout Information | <p>Removed [LOC][0]_PLL_RST from Signal Description table.</p> <p>PCLK footnote has been added to all appropriate pins.</p> |
| August 2006 | 02.2 | Multiple | Removed 256 fpBGA information for MachXO640. |