

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	285
Number of Logic Elements/Cells	2280
Total RAM Bits	28262
Number of I/O	271
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	324-LBGA
Supplier Device Package	324-FTBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2280c-3ft324i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## MachXO Family Data Sheet Introduction

#### June 2013

#### **Features**

#### Non-volatile, Infinitely Reconfigurable

- Instant-on powers up in microseconds
- Single chip, no external configuration memory required
- Excellent design security, no bit stream to intercept
- Reconfigure SRAM based logic in milliseconds
- SRAM and non-volatile memory programmable through JTAG port
- Supports background programming of non-volatile memory

#### Sleep Mode

• Allows up to 100x static current reduction

#### ■ TransFR<sup>™</sup> Reconfiguration (TFR)

In-field logic update while system operates

#### ■ High I/O to Logic Density

- 256 to 2280 LUT4s
- 73 to 271 I/Os with extensive package options
- Density migration supported
- Lead free/RoHS compliant packaging

#### Embedded and Distributed Memory

- Up to 27.6 Kbits sysMEM<sup>™</sup> Embedded Block RAM
- Up to 7.7 Kbits distributed RAM
- Dedicated FIFO control logic

#### Table 1-1. MachXO Family Selection Guide

#### ■ Flexible I/O Buffer

- Programmable sysIO<sup>™</sup> buffer supports wide range of interfaces:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2
  - LVTTL
  - PCI
  - LVDS, Bus-LVDS, LVPECL, RSDS

#### ■ sysCLOCK<sup>™</sup> PLLs

- Up to two analog PLLs per device
- · Clock multiply, divide, and phase shifting

#### System Level Support

- IEEE Standard 1149.1 Boundary Scan
- Onboard oscillator
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply
- IEEE 1532 compliant in-system programming

#### Introduction

The MachXO is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.


Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V <sub>CC</sub> Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
Packages				
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

#### Data Sheet DS1002




#### Figure 2-1. Top View of the MachXO1200 Device<sup>1</sup>



1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.

Figure 2-2. Top View of the MachXO640 Device





#### **Modes of Operation**

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

#### Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM	
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2	
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2	

**Logic Mode:** In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

**Ripple Mode:** Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
- A greater-than-or-equal-to B
- A not-equal-to B
- A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

**RAM Mode:** In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

#### Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR16x2	DPR16x2
Number of Slices	1	2

Note: SPR = Single Port RAM, DPR = Dual Port RAM



The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through a copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. **Read-Before-Write** when new data is being written, the old contents of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

#### **FIFO Configuration**

The FIFO has a write port with Data-in, CEW, WE and CLKW signals. There is a separate read port with Data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. The range of programming values for these flags are in Table 2-7.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name	Programming Range
Full (FF)	1 to (up to 2 <sup>N</sup> -1)
Almost Full (AF)	1 to Full-1
Almost Empty (AE)	1 to Full-1
Empty (EF)	0
	·

N = Address bit width

The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

#### Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-13.




## **PIO Groups**

On the MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respective sysIO buffers and PADs.

On all MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.


The MachXO1200 and MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these devices can be configured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI support.

#### Figure 2-15. Group of Four Programmable I/O Cells



This structure is used on the left and right of MachXO devices

Figure 2-16. Group of Six Programmable I/O Cells



## This structure is used on the top and bottom of MachXO devices $\label{eq:machine}$

#### PIO

The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast



#### Table 2-10. Supported Output Standards

Output Standard	Drive	V <sub>CCIO</sub> (Typ.)						
Single-ended Interfaces								
LVTTL	4mA, 8mA, 12mA, 16mA	3.3						
LVCMOS33	4mA, 8mA, 12mA, 14mA	3.3						
LVCMOS25	4mA, 8mA, 12mA, 14mA	2.5						
LVCMOS18	4mA, 8mA, 12mA, 14mA	1.8						
LVCMOS15	4mA, 8mA	1.5						
LVCMOS12	2mA, 6mA	1.2						
LVCMOS33, Open Drain	4mA, 8mA, 12mA, 14mA	<b>—</b>						
LVCMOS25, Open Drain	4mA, 8mA, 12mA, 14mA	—						
LVCMOS18, Open Drain	4mA, 8mA, 12mA, 14mA	—						
LVCMOS15, Open Drain	4mA, 8mA	<b>—</b>						
LVCMOS12, Open Drain	2mA, 6mA	<b>—</b>						
PCI33 <sup>3</sup>	N/A	3.3						
Differential Interfaces								
LVDS <sup>1, 2</sup>	N/A	2.5						
BLVDS, RSDS <sup>2</sup>	N/A	2.5						
LVPECL <sup>2</sup>	N/A	3.3						

1. MachXO1200 and MachXO2280 devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.


3. Top Banks of MachXO1200 and MachXO2280 devices only.


#### sysIO Buffer Banks

The number of Banks vary between the devices of this family. Eight Banks surround the two larger devices, the MachXO1200 and MachXO2280 (two Banks per side). The MachXO640 has four Banks (one Bank per side). The smallest member of this family, the MachXO256, has only two Banks.

Each sysIO buffer Bank is capable of supporting multiple I/O standards. Each Bank has its own I/O supply voltage ( $V_{CCIO}$ ) which allows it to be completely independent from the other Banks. Figure 2-18, Figure 2-18, Figure 2-20 and Figure 2-21 shows the sysIO Banks and their associated supplies for all devices.







## **Density Shifting**

The MachXO family has been designed to enable density migration in the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.



## **Switching Test Conditions**

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

#### Figure 3-6. Output Test Load, LVTTL and LVCMOS Standards




 Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Ref.	V <sub>T</sub>
			LVTTL, LVCMOS 3.3 = 1.5V	_
			LVCMOS 2.5 = $V_{CCIO}/2$	_
LVTTL and LVCMOS settings (L -> H, H -> L)	$\infty$	0pF	LVCMOS 1.8 = $V_{CCIO}/2$	_
			LVCMOS 1.5 = $V_{CCIO}/2$	_
			LVCMOS 1.2 = $V_{CCIO}/2$	_
LVTTL and LVCMOS 3.3 (Z -> H)			1.5	V <sub>OL</sub>
LVTTL and LVCMOS 3.3 (Z -> L)			1.5	V <sub>OH</sub>
Other LVCMOS (Z -> H)	188	0pF	V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)	100	opi	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVTTL + LVCMOS (H -> Z)			V <sub>OH</sub> - 0.15	V <sub>OL</sub>
LVTTL + LVCMOS (L -> Z)			V <sub>OL</sub> - 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



# MachXO Family Data Sheet Pinout Information

June 2013

Data Sheet DS1002

## **Signal Descriptions**

Signal Name	I/O	Descriptions
General Purpose		
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designa- tions are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
P[Edge] [Row/Column	I/O	[A/B/C/D/E/F] indicates the PIO within the group to which the pad is connected.
Number]_[A/B/C/D/E/F]		Some of these user programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-up resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-up resistor enabled.
GSRN	I	Global RESET signal (active low). Dedicated pad, when not in use it can be used as an I/O pin.
TSALL	I	TSALL is a dedicated pad for the global output enable signal. When TSALL is high all the outputs are tristated. It is a dual function pin. When not in use, it can be used as an I/O pin.
NC	—	No connect.
GND	—	GND - Ground. Dedicated pins.
V <sub>CC</sub>	—	VCC - The power supply pins for core logic. Dedicated pins.
V <sub>CCAUX</sub>	_	VCCAUX - the Auxiliary power supply pin. This pin powers up a variety of internal circuits including all the differential and referenced input buffers. Dedicated pins.
V <sub>CCIOx</sub>	—	V <sub>CCIO</sub> - The power supply pins for I/O Bank x. Dedicated pins.
SLEEPN <sup>1</sup>	I	Sleep Mode pin - Active low sleep pin.b When this pin is held high, the device operates normally.b This pin has a weak internal pull-up, but when unused, an external pull-up to $V_{CC}$ is recommended. When driven low, the device moves into Sleep mode after a specified time.
PLL and Clock Functions	(Used a	as user programmable I/O pins when not used for PLL or clock pins)
[LOC][0]_PLL[T, C]_IN	_	Reference clock (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). $T = true$ and $C = complement$ .
[LOC][0]_PLL[T, C]_FB		Optional feedback (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement.
PCLK [n]_[1:0]	—	Primary Clock Pads, n per side.
Test and Programming (De	dicate	d pins)
TMS	Ι	Test Mode Select input pin, used to control the 1149.1 state machine.
ТСК	Ι	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	I	Test Data input pin, used to load data into the device using an 1149.1 state machine.
TDO	0	Output pin -Test Data output pin used to shift data out of the device using 1149.1.
1 Applies to MachXO "C" devic		

1. Applies to MachXO "C" devices only. NC for "E" devices.

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP (Cont.)

LCMXO1200						LCMXO2280					
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential			
82	PT9A	1			PT12C	1		Т			
83	GND	-			GND	-					
84	PT8B	1		С	PT11B	1		С			
85	PT8A	1		Т	PT11A	1		Т			
86	PT7D	1	PCLK1_1****		PT10B	1	PCLK1_1****				
87	PT6F	0	PCLK0_0****		PT9B	1	PCLK1_0****				
88	PT6D	0		С	PT8F	0		С			
89	PT6C	0		Т	PT8E	0		Т			
90	VCCAUX	-			VCCAUX	-					
91	VCC	-			VCC	-					
92	PT5B	0			PT6D	0					
93	PT4B	0			PT6F	0					
94	VCCIO0	0			VCCIO0	0					
95	PT3D	0		С	PT4B	0		С			
96	PT3C	0		Т	PT4A	0		Т			
97	PT3B	0			PT3B	0					
98	PT2B	0		С	PT2B	0		С			
99	PT2A	0		Т	PT2A	0		Т			
100**	GNDIO0 GNDIO7	-			GNDIO0 GNDIO7	-					

\*Supports true LVDS outputs.

\*\*Double bonded to the pin.

\*\*\*NC for "E" devices.

\*\*\*\*Primary clock inputs are single-ended.



# LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 144 TQFP

	LCMXO640				LCMXO1200					LCMXO2280				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential		
1	PL2A	3		Т	PL2A	7		Т	PL2A	7	LUM0_PLLT_FB_A	Т		
2	PL2C	3		Т	PL2B	7		С	PL2B	7	LUM0_PLLC_FB_A	С		
3	PL2B	3		С	PL3A	7		T*	PL3A	7		T*		
4	PL3A	3		T	PL3B	7		C*	PL3B	7		C*		
5	PL2D	3		C	PL3C	7		T	PL3C	7	LUM0_PLLT_IN_A	T		
6	PL3B	3		C	PL3D	7		C	PL3D	7	LUM0_PLLC_IN_A	C		
7	PL3C	3		T	PL4A	7		T*	PL4A	7	20110_1220_11.	T*		
8	PL3D	3		C	PL4B	7		C*	PL4B	7		C*		
9	PL4A	3		0	PL4C	7		0	PL4C	7				
10	VCCIO3	3			VCCIO7	7			VCCIO7	7				
	GNDIO3	3			GNDIO7	7			GNDIO7	7				
11														
12	PL4D	3		_	PL5C	7			PL6C	7				
13	PL5A	3		Т	PL6A	7		T*	PL7A	7		T*		
14	PL5B	3	GSRN	С	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*		
15	PL5D	3			PL6D	7			PL7D	7		ļ		
16	GND	-			GND	-			GND	-				
17	PL6C	3		Т	PL7C	7		Т	PL9C	7		Т		
18	PL6D	3		С	PL7D	7		С	PL9D	7		С		
19	PL7A	3		Т	PL10A	6		T*	PL13A	6		T*		
20	PL7B	3		С	PL10B	6		C*	PL13B	6		C*		
21	VCC	-			VCC	-			VCC	-				
22	PL8A	3		Т	PL11A	6		T*	PL13D	6				
23	PL8B	3		С	PL11B	6		C*	PL14D	6		С		
24	PL8C	3	TSALL		PL11C	6	TSALL		PL14C	6	TSALL	Т		
25	PL9C	3		Т	PL12B	6			PL15B	6				
26	VCCIO3	3			VCCIO6	6			VCCIO6	6				
27	GNDIO3	3			GNDIO6	6			GNDIO6	6				
28	PL9D	3		С	PL13D	6			PL16D	6				
29	PL10A	3		T	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*		
30	PL10B	3		C	PL14B	6	LLM0 PLLC FB A	C*	PL17B	6	LLM0_PLLC_FB_A	C*		
31	PL10D	3		T	PL14C	6		T	PL17C	6		T		
31	PL100 PL11A	3		T	PL14C PL14D	6		C	PL17D	6		C		
	PL10D	3		C	PL14D PL15A	6		T*	PL18A	6	LLM0_PLLT_IN_A	T*		
33					-		LLMO_PLLT_IN_A		-					
34	PL11C	3		Т	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*		
35	PL11B	3		С	PL16A	6		Т	PL19A	6		Т		
36	PL11D	3		С	PL16B	6		С	PL19B	6		С		
37	GNDIO2	2			GNDIO5	5			GNDIO5	5				
38	VCCIO2	2			VCCIO5	5			VCCIO5	5		ļ		
39	TMS	2	TMS		TMS	5	TMS		TMS	5	TMS	ļ		
40	PB2C	2			PB2C	5		Т	PB2A	5		Т		
41	PB3A	2		Т	PB2D	5		С	PB2B	5		С		
42	TCK	2	TCK		TCK	5	тск		TCK	5	тск			
43	PB3B	2		С	PB3A	5		Т	PB3A	5		Т		
44	PB3C	2		Т	PB3B	5		С	PB3B	5		С		
45	PB3D	2		С	PB4A	5		Т	PB4A	5		Т		
46	PB4A	2		Т	PB4B	5		С	PB4B	5		С		
47	TDO	2	TDO		TDO	5	TDO		TDO	5	TDO			
48	PB4B	2		С	PB4D	5			PB4D	5				
49	PB4C	2		Т	PB5A	5		Т	PB5A	5		т		
50	PB4D	2		С	PB5B	5		С	PB5B	5	1	С		



# LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

		LCMX	(0640				LCI	MXO1200		LCMXO2280				
Ball	Ball	Daula	Dual	Differential	Ball	Ball	Davida	Dual	Differential	Ball	Ball	Daula	Dual	Differential
J4	Function PL8A	Bank 3	Function	Differential ⊤	J4	PL13A	Bank 6	Function	Differential	J4	Function PL16A	Bank 6	Function	Differential
J5	PL8B	3		C	J5	PL13A	6		C*	J5	PL16B	6		C*
81	PL11A	3		т	81	PL13D	6		т	81	PL16C	6		т
R2	PL11B	3		c	R2	PL13D	6		C	R2	PL16D	6		C
-	-	-		Ű	-	-	-		Ű	GND	GND	-		Ũ
K5	NC	_			K5	PL14A	6	LLM0_PLLT_FB_A	T*	K5	PL17A	6	LLM0_PLLT_FB_A	T*
K4	NC				K4	PL14B	6	LLM0_PLLC_FB_A	C*	K4	PL17B	6	LLM0_PLLC_FB_A	C*
L5	PL10C	3		т	L5	PL14C	6		T	L5	PL17C	6		T
L0 L4	PL10D	3		С	L0 L4	PL14D	6		C	L4	PL17D	6		C
 M5	NC	-		<u> </u>	M5	PL15A	6	LLM0 PLLT IN A	T*	_ : M5	PL18A	6	LLM0_PLLT_IN_A	T*
M4	NC				M4	PL15B	6	LLM0_PLLC_IN_A	C*	M4	PL18B	6	LLM0_PLLC_IN_A	C*
N4	PL11C	3		т	N4	PL16A	6		T	N4	PL19A	6		T
N3	PL11D	3		C	N3	PL16B	6		C	N3	PL19B	6		C
VCCIO3	VCCIO3	3		<u> </u>	VCCIO6	VCCIO6	6			VCCIO6	VCCIO6	6		•
GND	GNDIO3	3			GND	GNDIO6	6			GND	GNDIO6	6		
GND	GNDIO2	2			GND	GNDIO5	5			GND	GNDIO5	5		
VCCIO2	VCCIO2	2			VCCI05	VCCIO5	5			VCCIO5	VCCIO5	5		
P4	TMS	2	TMS		P4	TMS	5	TMS		P4	TMS	5	TMS	
P2	NC	-			P2	PB2A	5		Т	P2	PB2A	5		Т
P3	NC				P3	PB2B	5		C	P3	PB2B	5		C
N5	NC				N5	PB2C	5		т	N5	PB2C	5		Т
R3	тск	2	ТСК		R3	TCK	5	ТСК		R3	TCK	5	тск	
N6	NC	-			N6	PB2D	5	1011	С	N6	PB2D	5		С
T2	PB2A	2		т	T2	PB3A	5		т	T2	PB3A	5		Т
T3	PB2B	2		С	T3	PB3B	5		C	T3	PB3B	5		C
R4	PB2C	2		T	R4	PB3C	5		T	R4	PB3C	5		T
R5	PB2D	2		C	R5	PB3D	5		C	R5	PB3D	5		C
P5	PB3A	2		т	P5	PB4A	5		T	P5	PB4A	5		т
P6	PB3B	2		C	P6	PB4B	5		C	P6	PB4B	5		C
T5	PB3C	2		т	T5	PB4C	5		т	T5	PB4C	5		Т
M6	TDO	2	TDO		M6	TDO	5	TDO		M6	TDO	5	TDO	
T4	PB3D	2	.50	С	T4	PB4D	5		С	T4	PB4D	5		С
R6	PB4A	2		т	R6	PB5A	5		Т	R6	PB5A	5		т
GND	GNDIO2	2			GND	GNDIO5	5			GND	GNDIO5	5		
VCCIO2	VCCIO2	2			VCCI05	VCCIO5	5			VCCIO5	VCCIO5	5		
T6	PB4B	2		С	T6	PB5B	5		С	T6	PB5B	5		С
N7	TDI	2	TDI	, , , , , , , , , , , , , , , , , , ,	N7	TDI	5	TDI	Ŭ	N7	TDI	5	TDI	Ŭ
T8	PB4C	2		т	Т8	PB5C	5		т	Т8	PB6A	5		т
T7	PB4D	2		C	T7	PB5D	5		C	T7	PB6B	5		C
M7	NC	_		-	M7	PB6A	5		T	M7	PB7C	5		 T
M8	NC				M8	PB6B	5		C	M8	PB7D	5		C
T9	VCCAUX	-			Т9	VCCAUX	-			Т9	VCCAUX	-		•
R7	PB4E	2		т	R7	PB6C	5		Т	R7	PB8C	5		Т
R8	PB4F	2		С	R8	PB6D	5		C	R8	PB8D	5		C
-	-	-			VCCIO5	VCCIO5	5		-	VCCIO5	VCCIO5	5		•
-	-		<u> </u>		GND	GNDIO5	5		<u> </u>	GND	GNDIO5	5		
P7	PB5C	2		т	P7	PB6E	5		т	P7	PB9A	4		т
P8	PB5D	2		C	P8	PB6F	5		C	P8	PB9B	4		C
N8	PB5A	2	<u> </u>	т	N8	PB7A	4		Т	N8	PB10E	4		т
N9	PB5B	2	PCLK2_1***	С	N9	PB7B	4	PCLK4_1***	C	N9	PB10F	4	PCLK4_1***	C
P10	PB7B	2		c	P10	PB7D	4		C C	P10	PB10D	4		c
P9	PB7A	2		т	P9	PB7C	4		т	P9	PB10C	4		т
M9	PB6B	2	PCLK2_0***	С	M9	PB7F	4	PCLK4_0***	C	M9	PB10B	4	PCLK4_0***	C
	. 200	-		, v			· ·		ý			- T		<b>,</b>



## LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280									
Ball Number	Ball Function	Bank	Dual Function	Differential					
A10	PT8E	0		Т					
VCCIO0	VCCIO0	0							
GND	GNDIO0	0							
A9	PT8D	0		С					
C9	PT8C	0		Т					
B9	PT8B	0		С					
F9	VCCAUX	-							
A8	PT8A	0		Т					
B8	PT7D	0		С					
C8	PT7C	0		Т					
VCC	VCC	-							
A7	PT7B	0		С					
B7	PT7A	0		Т					
A6	PT6A	0		Т					
B6	PT6B	0		С					
D8	PT6C	0		Т					
F8	PT6D	0		С					
C7	PT6E	0		Т					
E8	PT6F	0		С					
D7	PT5D	0		С					
VCCIO0	VCCIO0	0							
GND	GNDIO0	0							
E7	PT5C	0		Т					
A5	PT5B	0		С					
C6	PT5A	0		Т					
B5	PT4A	0		Т					
A4	PT4B	0		С					
D6	PT4C	0		Т					
F7	PT4D	0		С					
B4	PT4E	0		Т					
GND	GND	-							
C5	PT4F	0		С					
F6	PT3D	0		С					
E5	PT3C	0		Т					
E6	PT3B	0		С					
D5	PT3A	0		Т					
A3	PT2D	0		С					
C4	PT2C	0		Т					
A2	PT2B	0		С					
B2	PT2A	0		Т					
VCCIO0	VCCIO0	0							
GND	GNDIO0	0							
E14	GND	-							



## LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

Dall Mounds	Dell From ett	LCMXO2280	Duel Function Diff			
Ball Number	Ball Function	Bank	Dual Function	Differential		
F16	GND	-				
H10	GND	-				
H11	GND	-				
H8	GND	-				
H9	GND	-				
J10	GND	-				
J11	GND	-				
J4	GND	-				
J8	GND	-				
J9	GND	-				
K10	GND	-				
K11	GND	-				
K17	GND	-				
K8	GND	-				
K9	GND	-				
L10	GND	-				
L11	GND	-				
L8	GND	-				
L9	GND	-				
N2	GND	-				
P14	GND	-				
P5	GND	-				
R7	GND	-				
F14	VCC	-				
G11	VCC	-				
G9	VCC	-				
H7	VCC	-				
L7	VCC	-				
M9	VCC	-				
H6	VCCIO7	7				
J7	VCCIO7	7				
M7	VCCIO6	6				
K7	VCCIO6	6				
M8	VCCIO5	5				
R9	VCCIO5	5				
M12	VCCIO4	4				
M11	VCCIO4	4				
L12	VCCIO3	3				
K12	VCCIO3	3				
J12	VCCIO2	2				
H12	VCCIO2 VCCIO2	2				
G12	VCCIO2 VCCIO1	1				
G12 G10	VCCIO1	<u> </u>				



## LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280						
Ball Number	Ball Function	Bank	Dual Function	Differential		
G8	VCCIO0	0				
G7	VCCIO0	0				

\* Supports true LVDS outputs.

\*\* NC for "E" devices.

\*\*\* Primary clock inputs are single-ended.



## **Thermal Management**

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the <u>Thermal Management</u> document to find the device/package specific thermal values.

#### For Further Information

For further information regarding Thermal Management, refer to the following:

- Thermal Management document
- TN1090 Power Estimation and Management for MachXO Devices
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from <u>www.latticesemi.com/software</u>



Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3T100C	2280	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMXO2280C-4T100C	2280	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMXO2280C-5T100C	2280	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMXO2280C-3T144C	2280	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO2280C-4T144C	2280	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO2280C-5T144C	2280	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO2280C-3M132C	2280	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO2280C-4M132C	2280	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO2280C-5M132C	2280	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO2280C-3B256C	2280	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMXO2280C-4B256C	2280	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMXO2280C-5B256C	2280	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMXO2280C-3FT256C	2280	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMXO2280C-4FT256C	2280	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMXO2280C-5FT256C	2280	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM
LCMXO2280C-3FT324C	2280	1.8V/2.5V/3.3V	271	-3	ftBGA	324	COM
LCMXO2280C-4FT324C	2280	1.8V/2.5V/3.3V	271	-4	ftBGA	324	COM
LCMXO2280C-5FT324C	2280	1.8V/2.5V/3.3V	271	-5	ftBGA	324	COM
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256E-3T100C	256	1.2V	78	-3	TQFP	100	COM
LCMX0256E-4T100C	256	1.2V 1.2V	78	-3	TQFP	100	COM
LCMXO256E-5T100C	256	1.2V	78	-4 -5	TQFP	100	COM
LCMX0256E-3M100C	256	1.2V 1.2V	78	-3	csBGA	100	COM
LCMX0256E-4M100C	256	1.2V 1.2V	78	-3	csBGA	100	COM
LCMXO256E-5M100C	256	1.2V	78	-4 -5	csBGA	100	COM
	230	1.2 V	70	-0	CODUA	100	00101
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640E-3T100C	640	1.2V	74	-3	TQFP	100	COM
LCMXO640E-4T100C	640	1.2V	74	-4	TQFP	100	COM
LCMXO640E-5T100C	640	1.2V	74	-5	TQFP	100	COM
LCMXO640E-3M100C	640	1.2V	74	-3	csBGA	100	COM
LCMXO640E-4M100C	640	1.2V	74	-4	csBGA	100	COM
LCMXO640E-5M100C						100	COM
LCMXO640E-3T144C	640	1.2V	74	-5	csBGA	100	COIVI
20101/00702-01 1440	640 640	1.2V 1.2V	74 113	-5 -3	csBGA TQFP	100	COM
LCMX0640E-4T144C							
	640	1.2V	113	-3	TQFP	144	СОМ
LCMXO640E-4T144C	640 640	1.2V 1.2V	113 113	-3 -4	TQFP TQFP	144 144	COM COM
LCMXO640E-4T144C LCMXO640E-5T144C	640 640 640	1.2V 1.2V 1.2V	113 113 113	-3 -4 -5	TQFP TQFP TQFP	144 144 144	COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C	640 640 640 640	1.2V 1.2V 1.2V 1.2V	113 113 113 101	-3 -4 -5 -3	TQFP TQFP TQFP csBGA	144 144 144 132	COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C	640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101	-3 -4 -5 -3 -4	TQFP TQFP TQFP csBGA csBGA	144 144 144 132 132	COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C	640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101	-3 -4 -5 -3 -4 -5	TQFP TQFP CsBGA csBGA csBGA	144 144 132 132 132 132	COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-3B256C	640 640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101 159	-3 -4 -5 -3 -4 -5 -3	TQFP TQFP CsBGA csBGA csBGA csBGA	144 144 132 132 132 132 256	COM COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-3B256C LCMXO640E-4B256C	640 640 640 640 640 640 640 640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113 113 113 101 101 101 159 159	-3 -4 -5 -3 -4 -5 -3 -4	TQFP TQFP CsBGA csBGA csBGA caBGA caBGA	144 144 132 132 132 132 256 256	COM COM COM COM COM COM COM
LCMXO640E-4T144C LCMXO640E-5T144C LCMXO640E-3M132C LCMXO640E-4M132C LCMXO640E-5M132C LCMXO640E-3B256C LCMXO640E-4B256C LCMXO640E-5B256C	640         640         640         640         640         640         640         640         640         640         640         640         640         640         640         640         640         640         640	1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	113         113         113         101         101         101         159         159         159	-3 -4 -5 -3 -4 -5 -3 -4 -5	TQFP TQFP CsBGA csBGA csBGA caBGA caBGA caBGA	144 144 132 132 132 256 256 256	COM COM COM COM COM COM COM



## **Conventional Packaging**

Industrial							
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256C-3T100I	256	1.8V/2.5V/3.3V	78	-3	TQFP	100	IND
LCMXO256C-4T100I	256	1.8V/2.5V/3.3V	78	-4	TQFP	100	IND
LCMXO256C-3M100I	256	1.8V/2.5V/3.3V	78	-3	csBGA	100	IND
LCMXO256C-4M100I	256	1.8V/2.5V/3.3V	78	-4	csBGA	100	IND
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640C-3T100I	640	1.8V/2.5V/3.3V	74	-3	TQFP	100	IND
LCMXO640C-4T100I	640	1.8V/2.5V/3.3V	74	-4	TQFP	100	IND
LCMXO640C-3M100I	640	1.8V/2.5V/3.3V	74	-3	csBGA	100	IND
LCMXO640C-4M100I	640	1.8V/2.5V/3.3V	74	-4	csBGA	100	IND
LCMXO640C-3T144I	640	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO640C-4T144I	640	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO640C-3M132I	640	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO640C-4M132I	640	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO640C-3B256I	640	1.8V/2.5V/3.3V	159	-3	caBGA	256	IND
LCMX0640C-4B256I	640	1.8V/2.5V/3.3V	159	-4	caBGA	256	IND
LCMX0640C-3FT256I	640	1.8V/2.5V/3.3V	159	-3	ftBGA	256	IND
LCMX0640C-4FT256I	640	1.8V/2.5V/3.3V	159	-4	ftBGA	256	IND
				-			
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3T100I	1200	1.8V/2.5V/3.3V	73	-3	TQFP	100	IND
LCMXO1200C-4T100I	1200	1.8V/2.5V/3.3V	73	-4	TQFP	100	IND
LCMXO1200C-3T144I	1200	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO1200C-4T144I	1200	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO1200C-3M132I	1200	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO1200C-4M132I	1200	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO1200C-3B256I	1200	1.8V/2.5V/3.3V	211	-3	caBGA	256	IND
LCMXO1200C-4B256I	1200	1.8V/2.5V/3.3V	211	-4	caBGA	256	IND
LCMXO1200C-3FT256I	1200	1.8V/2.5V/3.3V	211	-3	ftBGA	256	IND
LCMXO1200C-4FT256I	CMXO1200C-4FT256I 1200 1.8V/2.5V/3.3V		211	-4	ftBGA	256	IND
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3T100I	2280	1.8V/2.5V/3.3V	73	-3	TQFP	100	IND
LCMXO2280C-4T100I	2280	1.8V/2.5V/3.3V	73	-4	TQFP	100	IND
LCMXO2280C-3T144I	2280	1.8V/2.5V/3.3V	113	-3	TQFP	144	IND
LCMXO2280C-4T144I	2280	1.8V/2.5V/3.3V	113	-4	TQFP	144	IND
LCMXO2280C-3M132I	2280	1.8V/2.5V/3.3V	101	-3	csBGA	132	IND
LCMXO2280C-4M132I	2280	1.8V/2.5V/3.3V	101	-4	csBGA	132	IND
LCMXO2280C-3B256I	2280	1.8V/2.5V/3.3V	211	-3	caBGA	256	IND
LCMX02280C-4B256I	2280	1.8V/2.5V/3.3V	211	-4	caBGA	256	IND
LCMXO2280C-3FT256I	2280	1.8V/2.5V/3.3V	211	-3	ftBGA	256	IND
LCMXO2280C-4FT256I	2280	1.8V/2.5V/3.3V	211	-4	ftBGA	256	IND
LCMX02280C-3FT324I	2280	1.8V/2.5V/3.3V	271	-3	ftBGA	324	IND
LCMXO2280C-4FT324I	2280	1.8V/2.5V/3.3V	271	-4	ftBGA	324	IND



# MachXO Family Data Sheet Revision History

June 2013

## **Revision History**

Data Sheet DS1002

Date	Version	Section	Change Summary
February 2005	01.0	—	Initial release.
October 2005 01.1		Introduction	Distributed RAM information in family table updated. Added footnote 1 - fpBGA packaging to the family selection guide.
		Architecture	sysIO Buffer section updated.
			Hot Socketing section updated.
			Sleep Mode section updated.
			SLEEP Pin Characteristics section updated.
			Oscillator section updated.
			Security section updated.
		DC and Switching Characteristics	Recommended Operating Conditions table updated.
			DC Electrical Characteristics table updated.
			Supply Current (Sleep Mode) table added with LCMXO256/640 data.
			Supply Current (Standby) table updated with LCMXO256/640 data.
			Initialization Supply Current table updated with LCMXO256/640 data.
			Programming and Erase Flash Supply Current table updated with LCMXO256/640 data.
			Register-to-Register Performance table updated (rev. A 0.16).
			External Switching Characteristics table updated (rev. A 0.16).
			Internal Timing Parameter table updated (rev. A 0.16).
			Family Timing Adders updated (rev. A 0.16).
			sysCLOCK Timingupdated (rev. A 0.16).
			MachXO "C" Sleep Mode Timing updated (A 0.16).
			JTAG Port Timing Specification updated (rev. A 0.16).
		Pinout Information	SLEEPIN description updated.
			Pin Information Summary updated.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connection section has been updated to include all devices/packages.
		Ordering Information	Part Number Description section has been updated.
			Ordering Part Number section has been updated (added LCMXO256C/LCMXO640C "4W").
		Supplemental Information	MachXO Density Migration Technical Note (TN1097) added.
November 2005	01.2	Pinout Information	Added "Power Supply and NC Connections" summary information for LCMXO1200 and LCMXO2280 in 100 TQFP package.
December 2005	01.3	DC and Switching Characteristics	Supply Current (Standby) table updated with LCMXO1200/2280 data.
		Ordering Information	Ordering Part Number section updated (added LCMXO2280C "4W").
April 2006	02.0	Introduction	Introduction paragraphs updated.
		Architecture	Architecture Overview paragraphs updated.

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary
April 2006 (cont.)	02.0 (cont.)	Architecture (cont.)	"Top View of the MachXO1200 Device" figure updated.
			"Top View of the MachXO640 Device" figure updated.
			"Top View of the MachXO256 Device" figure updated.
			"Slice Diagram" figure updated.
			Slice Signal Descriptions table updated.
			Routing section updated.
			sysCLOCK Phase Lockecd Loops (PLLs) section updated.
			PLL Diagram updated.
			PLL Signal Descriptions table updated.
			sysMEM Memory section has been updated.
			PIO Groups section has been updated.
			PIO section has been updated.
			MachXO PIO Block Diagram updated.
			Supported Input Standards table updated.
			MachXO Configuration and Programming diagram updated.
		DC and Switching Characteristics	Recommended Operating Conditions table - footnotes updated.
			MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.
			Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.
			DC Electrical Characteristics, footnotes have been updated.
			Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.
			Supply Current (Standby) table and associated footnotes updated.
			Intialization Supply Current table and footnotes updated.
			Programming and Erase Flash Supply Current table and associated footnotes have been updatd.
			Register-to-Register Performance table updated (rev. A 0.19).
			MachXO External Switching Characteristics updated (rev. A 0.19).
			MachXO Internal Timing Parameters updated (rev. A 0.19).
			MachXO Family Timing Adders updated (rev. A 0.19).
			sysCLOCK Timing updated (rev. A 0.19).
			MachXO "C" Sleep Mode Timing updated (A 0.19).
			JTAG Port Timing Specification updated (rev. A 0.19).
			Test Fixture Required Components table updated.
		Pinout Information	Signal Descriptions have been updated.
			Pin Information Summary has been updated. Footnote has been added.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connections have been updated (PCLKTx_x> PCLKx_x)
		Ordering Information	Removed "4W" references.
			Added 256-ftBGA Ordering Part Numbers for MachXO640.
May 2006	02.1	Pinout Information	Removed [LOC][0]_PLL_RST from Signal Description table.
-			PCLK footnote has been added to all appropriate pins.
August 2006	02.2	Multiple	Removed 256 fpBGA information for MachXO640.