

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	285
Number of Logic Elements/Cells	2280
Total RAM Bits	28262
Number of I/O	271
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	324-LBGA
Supplier Device Package	324-FTBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2280c-4ft324i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MachXO Family Data Sheet Architecture

June 2013 Data Sheet DS1002

Architecture Overview

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.


The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.




Figure 2-1. Top View of the MachXO1200 Device¹



1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.

Figure 2-2. Top View of the MachXO640 Device





The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. **Write Through** a copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. **Read-Before-Write** when new data is being written, the old contents of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

FIFO Configuration

The FIFO has a write port with Data-in, CEW, WE and CLKW signals. There is a separate read port with Data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. The range of programming values for these flags are in Table 2-7.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name	Programming Range
Full (FF)	1 to (up to 2 ^N -1)
Almost Full (AF)	1 to Full-1
Almost Empty (AE)	1 to Full-1
Empty (EF)	0

N = Address bit width

The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-13.



of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The PCI clamp is enabled after V_{CC} , V_{CCAUX} , and V_{CCIO} are at valid operating levels and the device has been configured.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

2. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a differential driver per output pair. The referenced input buffer can also be configured as a differential input buffer. In these Banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} Banks are active with valid input logic levels to properly control the output logic states of all the I/O Banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-up to VCCIO. The I/O pins will maintain the blank configuration until VCC, VCCAUX and VCCIO have reached satisfactory levels at which time the I/Os will take on the user-configured settings.

The V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas the V_{CCIO} supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers should be powered up along with the FPGA core fabric. Therefore, V_{CCIO} supplies should be powered up before or together with the V_{CC} and V_{CCAUX} supplies

Supported Standards

The MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and LVPECL output emulation is supported on all devices. The MachXO1200 and MachXO2280 support on-chip LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS, BLVDS and LVPECL are supported on all Banks of MachXO1200 and MachXO2280 devices. PCI support is provided in the top Banks of the MachXO1200 and MachXO2280 devices. Table 2-8 summarizes the I/O characteristics of the devices in the MachXO family.

Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical documentation at the end of this data sheet.



the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The MachXO "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tristated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Table 2-11. Characteristics of Normal, Off and Sleep Modes

Characteristic	Normal	Off	Sleep
SLEEPN Pin	High	_	Low
Static Icc	Typical <10mA	0	Typical <100uA
I/O Leakage	<10μΑ	<1mA	<10μΑ
Power Supplies VCC/VCCIO/VCCAUX	Normal Range	0	Normal Range
Logic Operation	User Defined	Non Operational	Non operational
I/O Operation	User Defined	Tri-state	Tri-state
JTAG and Programming circuitry	Operational	Non-operational	Non-operational
EBR Contents and Registers	Maintained	Non-maintained	Non-maintained

SLEEPN Pin Characteristics

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

Configuration and Testing

The following section describes the configuration and testing features of the MachXO family of devices.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256: V_{CCIO1}; MachXO640: V_{CCIO2}; MachXO1200 and MachXO2280: V_{CCIO5}) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.



sysIO Recommended Operating Conditions

	V _{CCIO} (V)					
Standard	Min.	Тур.	Max.			
LVCMOS 3.3	3.135	3.3	3.465			
LVCMOS 2.5	2.375	2.5	2.625			
LVCMOS 1.8	1.71	1.8	1.89			
LVCMOS 1.5	1.425	1.5	1.575			
LVCMOS 1.2	1.14	1.2	1.26			
LVTTL	3.135	3.3	3.465			
PCI ³	3.135	3.3	3.465			
LVDS ^{1, 2}	2.375	2.5	2.625			
LVPECL1	3.135	3.3	3.465			
BLVDS ¹	2.375	2.5	2.625			
RSDS ¹	2.375	2.5	2.625			

^{1.} Inputs on chip. Outputs are implemented with the addition of external resistors.

sysIO Single-Ended DC Electrical Characteristics

Input/Output	V _{IL}		V _{IH}	V _{IH}		V _{OH} Min.	l _{OL} 1	l _{OH} ¹	
Standard	Min. (V)	Max. (V)	Min. (V)	Max. (V)	V _{OL} Max. (V)	(V)	(mA)	(mA)	
LVCMOS 3.3	-0.3	0.8	2.0	3.6	0.4	V _{CCIO} - 0.4	16, 12, 8, 4	-14, -12, -8, -4	
LV CIVICO 3.3	-0.5	0.0	2.0	3.0	0.2	V _{CCIO} - 0.2	0.1	-0.1	
					0.4	2.4	16	-16	
LVTTL	-0.3	0.8	2.0	3.6	0.4	V _{CCIO} - 0.4	12, 8, 4	-12, -8, -4	
					0.2	V _{CCIO} - 0.2	0.1	-0.1	
LVCMOS 2.5	-0.3	0.7	1.7	3.6	0.4	V _{CCIO} - 0.4	16, 12, 8, 4	-14, -12, -8, -4	
LVCIVIOS 2.5	-0.3	0.7	1.7	3.6	0.2	V _{CCIO} - 0.2	0.1	-0.1	
LVCMOS 1.8	-0.3	0.35V _{CCIO}	0.651/	3.6	0.4	V _{CCIO} - 0.4	16, 12, 8, 4	-14, -12, -8, -4	
LVCIVIOS 1.6	-0.3	0.33 v CCIO	0.65V _{CCIO}	3.0	0.2	V _{CCIO} - 0.2	0.1	-0.1	
LVCMOS 1.5	0.2	-0.3 0.35V _{CCIO}	0.651/	3.6	0.4	V _{CCIO} - 0.4	8, 4	-8, -4	
LVCIVIOS 1.5	-0.3		0.65V _{CCIO}	3.0	0.2	V _{CCIO} - 0.2	0.1	-0.1	
LVCMOS 1.2	-0.3	0.42	0.78	3.6	0.4	V _{CCIO} - 0.4	6, 2	-6, -2	
("C" Version)	-0.3	0.42	0.76	3.0	0.2	V _{CCIO} - 0.2	0.1	-0.1	
LVCMOS 1.2	-0.3	0.251/	0.651/	3.6	0.4	V _{CCIO} - 0.4	6, 2	-6, -2	
("E" Version)	-0.3	0.35V _{CC}	0.65V _{CC}	3.6	0.2	V _{CCIO} - 0.2	0.1	-0.1	
PCI	-0.3	0.3V _{CCIO}	0.5V _{CCIO}	3.6	0.1V _{CCIO}	0.9V _{CCIO}	1.5	-0.5	

^{1.} The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O Bank and the end of an I/O Bank, as shown in the logic signal connections table shall not exceed n * 8mA. Where n is the number of I/Os between Bank GND connections or between the last GND in a Bank and the end of a Bank.

^{2.} MachXO1200 and MachXO2280 devices have dedicated LVDS buffers

^{3.} Input on the top bank of the MachXO1200 and MachXO2280 only.



Table 3-1. LVDS DC Conditions


Over Recommended Operating Conditions

Parameter	Description	Typical	Units
Z _{OUT}	Output impedance	20	Ω
R _S	Driver series resistor	294	Ω
R _P	Driver parallel resistor	121	Ω
R _T	Receiver termination	100	Ω
V _{OH}	Output high voltage	1.43	V
V _{OL}	Output low voltage	1.07	V
V _{OD}	Output differential voltage	0.35	V
V _{CM}	Output common mode voltage	1.25	V
Z _{BACK}	Back impedance	100	Ω
I _{DC}	DC output current	3.66	mA

BLVDS

The MachXO family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. The input standard is supported by the LVDS differential input buffer on certain devices. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example





For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.

RSDS

The MachXO family supports the differential RSDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS (Reduced Swing Differential Standard)




Table 3-4. RSDS DC Conditions

Parameter	Description	Typical	Units
Z _{OUT}	Output impedance	20	Ohms
R _S	Driver series resistor	294	Ohms
R _P	Driver parallel resistor	121	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	1.35	V
V _{OL}	Output low voltage	1.15	V
V _{OD}	Output differential voltage	0.20	V
V _{CM}	Output common mode voltage	1.25	V
Z _{BACK}	Back impedance	101.5	Ohms
I _{DC}	DC output current	3.66	mA



sysCLOCK PLL Timing

Over Recommended Operating Conditions


Parameter	Descriptions	Conditions	Min.	Max.	Units
			25	420	MHz
f _{IN}	Input Clock Frequency (CLKI, CLKFB)	Input Divider (M) = 1; Feedback Divider (N) <= 4 ^{5, 6}	18	25	MHz
f _{OUT}	Output Clock Frequency (CLKOP, CLKOS)		25	420	MHz
f _{OUT2}	K-Divider Output Frequency (CLKOK)		0.195	210	MHz
f _{VCO}	PLL VCO Frequency		420	840	MHz
			25	_	MHz
f _{PFD}	Phase Detector Input Frequency	Input Divider (M) = 1; Feedback Divider (N) <= 4 ^{5, 6}	18	25	MHz
AC Characte	eristics	•	•	•	
t _{DT}	Output Clock Duty Cycle	Default duty cycle selected ³	45	55	%
t _{PH} ⁴	Output Phase Accuracy		_	0.05	UI
+ 1	Output Clock Pariod litter	f _{OUT} >= 100 MHz	_	+/-120	ps
t _{OPJIT} 1	Output Clock Period Jitter	f _{OUT} < 100 MHz	_	0.02	UIPP
t _{SK}	Input Clock to Output Clock Skew	Divider ratio = integer	_	+/-200	ps
t _W	Output Clock Pulse Width	At 90% or 10% ³	1	_	ns
t _{LOCK} ²	PLL Lock-in Time		_	150	μs
t _{PA}	Programmable Delay Unit		100	450	ps
	Input Clask Pariod litter	f _{OUT} ≥ 100 MHz	_	+/-200	ps
t _{IPJIT}	Input Clock Period Jitter	f _{OUT} < 100 MHz	_	0.02	UI
t _{FBKDLY}	External Feedback Delay		_	10	ns
t _{HI}	Input Clock High Time	90% to 90%	0.5	_	ns
t _{LO}	Input Clock Low Time	10% to 10%	0.5	_	ns
t _{RST}	RST Pulse Width		10	_	ns

- 1. Jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock.
- 2. Output clock is valid after $t_{\mbox{\scriptsize LOCK}}$ for PLL reset and dynamic delay adjustment.
- 3. Using LVDS output buffers.
- 4. CLKOS as compared to CLKOP output.
- 5. When using an input frequency less than 25 MHz the output frequency must be less than or equal to 4 times the input frequency.
- 6. The on-chip oscillator can be used to provide reference clock input to the PLL provided the output frequency restriction for clock inputs below 25 MHz are followed.

Rev. A 0.19



Figure 3-5. JTAG Port Timing Waveforms





Pin Information Summary

		LCMXC)256C/E			LCMXO640C/E		
Pin Type		100 TQFP	100 csBGA	100 TQFP	144 TQFP	100 csBGA	132 csBGA	256 caBGA / 256 ftBGA
Single Ended User I/O		78	78	74	113	74	101	159
Differential Pair User I/O1		38	38	17	43	17	42	79
Muxed		6	6	6	6	6	6	6
TAP		4	4	4	4	4	4	4
Dedicated (Total Without Supp	olies)	5	5	5	5	5	5	5
VCC		2	2	2	4	2	4	4
VCCAUX		1	1	1	2	1	2	2
	Bank0	3	3	2	2	2	2	4
VCCIO	Bank1	3	3	2	2	2	2	4
VCCIO	Bank2	_	_	2	2	2	2	4
	Bank3	_	_	2	2	2	2	4
GND	•	8	8	10	12	10	12	18
NC		0	0	0	0	0	0	52
	Bank0	41/20	41/20	18/5	29/10	18/5	26/11	42/21
Single Ended/Differential I/O	Bank1	37/18	37/18	21/4	30/11	21/4	27/12	40/20
per Bank	Bank2	_	_	14/2	24/9	14/2	21/9	36/18
	Bank3	_	_	21/6	30/13	21/6	27/10	40/20

^{1.} These devices support emulated LVDS outputs.pLVDS inputs are not supported.

			LCMXO	1200C/E			I	CMXO2280C/	E	
Pin Type		100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	324 ftBGA
Single Ended User I/O		73	113	101	211	73	113	101	211	271
Differential Pair User I/O1		27	48	42	105	30	47	41	105	134
Muxed		6	6	6	6	6	6	6	6	6
TAP		4	4	4	4	4	4	4	4	4
Dedicated (Total Without Supp	olies)	5	5	5	5	5	5	5	5	5
VCC		4	4	4	4	2	4	4	4	6
VCCAUX		2	2	2	2	2	2	2	2	2
	Bank0	1	1	1	2	1	1	1	2	2
	Bank1	1	1	1	2	1	1	1	2	2
	Bank2	1	1	1	2	1	1	1	2	2
VCCIO	Bank3	1	1	1	2	1	1	1	2	2
VCCIO	Bank4	1	1	1	2	1	1	1	2	2
	Bank5	1	1	1	2	1	1	1	2	2
	Bank6	1	1	1	2	1	1	1	2	2
	Bank7	1	1	1	2	1	1	1	2	2
GND		8	12	12	18	8	12	12	18	24
NC		0	0	0	0	0	0	0	0	0
	Bank0	10/3	14/6	13/5	26/13	9/3	13/6	12/5	24/12	34/17
	Bank1	8/2	15/7	13/5	28/14	9/3	16/7	14/5	30/15	36/18
	Bank2	10/4	15/7	13/6	26/13	10/4	15/7	13/6	26/13	34/17
Single Ended/Differential I/O per Bank	Bank3	11/5	15/7	14/7	28/14	11/5	15/7	14/7	28/14	34/17
	Bank4	8/3	14/5	13/5	27/13	8/3	14/4	13/4	29/14	35/17
	Bank5	5/2	10/4	8/2	22/11	5/2	10/4	8/2	20/10	30/15
	Bank6	10/3	15/6	13/6	28/14	10/4	15/6	13/6	28/14	34/17
	Bank7	11/5	15/6	14/6	26/13	11/5	15/6	14/6	26/13	34/17

^{1.} These devices support on-chip LVDS buffers for left and right I/O Banks.



LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP

	LCMXO256					LCMXO640			
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
1	PL2A	1		Т	PL2A	3		Т	
2	PL2B	1		С	PL2C	3		Т	
3	PL3A	1		Т	PL2B	3		С	
4	PL3B	1		С	PL2D	3		С	
5	PL3C	1		Т	PL3A	3		Т	
6	PL3D	1		С	PL3B	3		С	
7	PL4A	1		Т	PL3C	3		Т	
8	PL4B	1		С	PL3D	3		С	
9	PL5A	1		Т	PL4A	3			
10	VCCIO1	1			VCCIO3	3			
11	PL5B	1		С	PL4C	3		Т	
12	GNDIO1	1			GNDIO3	3			
13	PL5C	1		Т	PL4D	3		С	
14	PL5D	1	GSRN	С	PL5B	3	GSRN		
15	PL6A	1		Т	PL7B	3			
16	PL6B	1	TSALL	С	PL8C	3	TSALL	Т	
17	PL7A	1		Т	PL8D	3		С	
18	PL7B	1		С	PL9A	3			
19	PL7C	1		Т	PL9C	3			
20	PL7D	1		С	PL10A	3			
21	PL8A	1		Т	PL10C	3			
22	PL8B	1		С	PL11A	3			
23	PL9A	1		Т	PL11C	3			
24	VCCIO1	1			VCCIO3	3			
25	GNDIO1	1			GNDIO3	3			
26	TMS	1	TMS		TMS	2	TMS		
27	PL9B	1		С	PB2C	2			
28	TCK	1	TCK		TCK	2	TCK		
29	PB2A	1		Т	VCCIO2	2			
30	PB2B	1		С	GNDIO2	2			
31	TDO	1	TDO		TDO	2	TDO		
32	PB2C	1		Т	PB4C	2			
33	TDI	1	TDI		TDI	2	TDI		
34	PB2D	1		С	PB4E	2			
35	VCC	-			VCC	-			
36	PB3A	1	PCLK1_1**	Т	PB5B	2	PCLK2_1**		
37	PB3B	1		С	PB5D	2			
38	PB3C	1	PCLK1_0**	Т	PB6B	2	PCLK2_0**		
39	PB3D	1		С	PB6C	2			
40	GND	-			GND	-			
41	VCCIO1	1			VCCIO2	2			
42	GNDIO1	1			GNDIO2	2			



LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP (Cont.)

		LCMX	(O256			LCM	XO640	
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
85	PT4B	0	PCLK0_1**	С	PT6B	0	PCLK0_1**	
86	PT4A	0	PCLK0_0**	Т	PT5B	0	PCLK0_0**	С
87	PT3D	0		С	PT5A	0		Т
88	VCCAUX	-			VCCAUX	-		
89	PT3C	0		Т	PT4F	0		
90	VCC	-			VCC	-		
91	PT3B	0		С	PT3F	0		
92	VCCIO0	0			VCCIO0	0		
93	GNDIO0	0			GNDIO0	0		
94	PT3A	0		Т	PT3B	0		С
95	PT2F	0		С	PT3A	0		Т
96	PT2E	0		Т	PT2F	0		С
97	PT2D	0		С	PT2E	0		Т
98	PT2C	0		Т	PT2B	0		С
99	PT2B	0		С	PT2C	0		
100	PT2A	0		Т	PT2A	0		Т

^{*} NC for "E" devices.

^{**} Primary clock inputs are single-ended.



LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP

			LCMXO1200		LCMXO2280				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
1	PL2A	7		T	PL2A	7	LUM0_PLLT_FB_A	Т	
2	PL2B	7		С	PL2B	7	LUM0_PLLC_FB_A	С	
3	PL3C	7		Т	PL3C	7	LUM0_PLLT_IN_A	T	
4	PL3D	7		С	PL3D	7	LUM0_PLLC_IN_A	С	
5	PL4B	7			PL4B	7			
6	VCCIO7	7			VCCIO7	7			
7	PL6A	7		T*	PL7A	7		T*	
8	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*	
9	GND	-			GND	-			
10	PL7C	7		Т	PL9C	7		Т	
11	PL7D	7		С	PL9D	7		С	
12	PL8C	7		Т	PL10C	7		Т	
13	PL8D	7		С	PL10D	7		С	
14	PL9C	6			PL11C	6			
15	PL10A	6		T*	PL13A	6		T*	
16	PL10B	6		C*	PL13B	6		C*	
17	VCC	-			VCC	-			
18	PL11B	6			PL14D	6		С	
19	PL11C	6	TSALL		PL14C	6	TSALL	Т	
20	VCCIO6	6			VCCIO6	6			
21	PL13C	6			PL16C	6			
22	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*	
23	PL14B	6	LLM0_PLLC_FB_A	C*	PL17B	6	LLM0_PLLC_FB_A	C*	
24	PL15A	6	LLM0_PLLT_IN_A	T*	PL18A	6	LLM0_PLLT_IN_A	T*	
25	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*	
26**	GNDIO6 GNDIO5	-			GNDIO6 GNDIO5	-			
27	VCCIO5	5			VCCIO5	5			
28	TMS	5	TMS		TMS	5	TMS		
29	TCK	5	TCK		TCK	5	TCK		
30	PB3B	5			PB3B	5			
31	PB4A	5		Т	PB4A	5		Т	
32	PB4B	5		С	PB4B	5		С	
33	TDO	5	TDO		TDO	5	TDO		
34	TDI	5	TDI		TDI	5	TDI		
35	VCC	-			VCC	-			
36	VCCAUX	-			VCCAUX	-			
37	PB6E	5		Т	PB8E	5		Т	
38	PB6F	5		С	PB8F	5		С	
39	PB7B	4	PCLK4_1****		PB10F	4	PCLK4_1****		
40	PB7F	4	PCLK4_0****		PB10B	4	PCLK4_0****		
41	GND	-			GND	-			



LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP (Cont.)

		_CMXO1200		LCMXO2280				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
82	PT9A	1			PT12C	1		Т
83	GND	-			GND	-		
84	PT8B	1		С	PT11B	1		С
85	PT8A	1		Т	PT11A	1		Т
86	PT7D	1	PCLK1_1****		PT10B	1	PCLK1_1****	
87	PT6F	0	PCLK0_0****		PT9B	1	PCLK1_0****	
88	PT6D	0		С	PT8F	0		С
89	PT6C	0		Т	PT8E	0		Т
90	VCCAUX	-			VCCAUX	-		
91	VCC	-			VCC	-		
92	PT5B	0			PT6D	0		
93	PT4B	0			PT6F	0		
94	VCCIO0	0			VCCIO0	0		
95	PT3D	0		С	PT4B	0		С
96	PT3C	0		Т	PT4A	0		Т
97	PT3B	0			PT3B	0		
98	PT2B	0		С	PT2B	0		С
99	PT2A	0		Т	PT2A	0		Т
100**	GNDIO0 GNDIO7	-			GNDIO0 GNDIO7	-		

^{*}Supports true LVDS outputs.

^{**}Double bonded to the pin.

^{***}NC for "E" devices.

^{****}Primary clock inputs are single-ended.



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280									
Ball Number	Ball Function	Bank	Dual Function	Differential					
T2	PL20B	6		С					
P6	TMS	5	TMS						
V1	PB2A	5		Т					
U2	PB2B	5		С					
T3	PB2C	5		Т					
N7	TCK	5	TCK						
R4	PB2D	5		С					
R5	PB3A	5		Т					
T4	PB3B	5		С					
VCC	VCC	-							
R6	PB3C	5		Т					
P7	PB3D	5		С					
U3	PB4A	5		Т					
T5	PB4B	5		С					
V2	PB4C	5		T					
N8	TDO	5	TDO						
V3	PB4D	5		С					
T6	PB5A	5		Т					
GND	GNDIO5	5							
VCCIO5	VCCIO5	5							
U4	PB5B	5		С					
P8	PB5C	5		Т					
T7	PB5D	5		С					
V4	TDI	5	TDI						
R8	PB6A	5		Т					
N9	PB6B	5		С					
U5	PB6C	5		Т					
V5	PB6D	5		С					
U6	PB7A	5		T					
VCC	VCC	-							
V6	PB7B	5		С					
P9	PB7C	5							
T8	PB7D	5		C					
U7	PB8A	5		T					
V7	PB8B	5		C					
M10	VCCAUX	-							
U8	PB8C	5		T					
V8	PB8D	5		C					
VCCIO5	VCCIO5	5							
GND	GNDIO5	5							
T9	PB8E	5		T					
U9	PB8F	5		C					
V9	PB9A	4		T T					



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280									
Ball Number	Ball Function	Bank	Dual Function	Differential					
E13	PT16D	1		С					
C15	PT16C	1		Т					
F13	PT16B	1		С					
D14	PT16A	1		Т					
A18	PT15D	1		С					
B17	PT15C	1		Т					
A16	PT15B	1		С					
A17	PT15A	1		Т					
VCC	VCC	-							
D13	PT14D	1		С					
F12	PT14C	1		Т					
C14	PT14B	1		С					
E12	PT14A	1		Т					
C13	PT13D	1		С					
B16	PT13C	1		Т					
B15	PT13B	1		С					
A15	PT13A	1		Т					
VCCIO1	VCCIO1	1							
GND	GNDIO1	1							
B14	PT12F	1		С					
A14	PT12E	1		Т					
D12	PT12D	1		С					
F11	PT12C	1		Т					
B13	PT12B	1		С					
A13	PT12A	1		Т					
C12	PT11D	1		С					
GND	GND	-							
B12	PT11C	1		Т					
E11	PT11B	1		С					
D11	PT11A	1		Т					
C11	PT10F	1		С					
A12	PT10E	1		T					
VCCIO1	VCCIO1	1							
GND	GNDIO1	1							
F10	PT10D	1		С					
D10	PT10C	1		Т					
B11	PT10B	1	PCLK1_1***	С					
A11	PT10A	1		Т					
E10	PT9D	1		С					
C10	PT9C	1		Т					
D9	PT9B	1	PCLK1_0***	С					
E9	PT9A	1	_	Т					
B10	PT8F	0		С					



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280									
Ball Number	Ball Function	Bank	Dual Function	Differential					
A10	PT8E	0		Т					
VCCIO0	VCCIO0	0							
GND	GNDIO0	0							
A9	PT8D	0		С					
C9	PT8C	0		Т					
B9	PT8B	0		С					
F9	VCCAUX	-							
A8	PT8A	0		Т					
B8	PT7D	0		С					
C8	PT7C	0		Т					
VCC	VCC	-							
A7	PT7B	0		С					
B7	PT7A	0		Т					
A6	PT6A	0		Т					
B6	PT6B	0		С					
D8	PT6C	0		Т					
F8	PT6D	0		С					
C7	PT6E	0		T					
E8	PT6F	0		С					
D7	PT5D	0		С					
VCCIO0	VCCIO0	0							
GND	GNDIO0	0							
E7	PT5C	0		Т					
A5	PT5B	0		С					
C6	PT5A	0		Т					
B5	PT4A	0		Т					
A4	PT4B	0		С					
D6	PT4C	0		Т					
F7	PT4D	0		С					
B4	PT4E	0		Т					
GND	GND	-		<u> </u>					
C5	PT4F	0		С					
F6	PT3D	0		C					
E5	PT3C	0		T					
E6	PT3B	0		C					
D5	PT3A	0		T					
A3	PT2D	0		C					
C4	PT2C	0		T					
A2	PT2B	0							
B2	PT2A	0		T					
VCCIO0	VCCIO0	0							
GND	GNDIO0	0							
E14	GND	-							



Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3TN100C	2280	1.8V/2.5V/3.3V	73	-3	Lead-Free TQFP	100	COM
LCMXO2280C-4TN100C	2280	1.8V/2.5V/3.3V	73	-4	Lead-Free TQFP	100	COM
LCMXO2280C-5TN100C	2280	1.8V/2.5V/3.3V	73	-5	Lead-Free TQFP	100	COM
LCMXO2280C-3TN144C	2280	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	COM
LCMXO2280C-4TN144C	2280	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	COM
LCMXO2280C-5TN144C	2280	1.8V/2.5V/3.3V	113	-5	Lead-Free TQFP	144	COM
LCMXO2280C-3MN132C	2280	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	COM
LCMXO2280C-4MN132C	2280	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	COM
LCMXO2280C-5MN132C	2280	1.8V/2.5V/3.3V	101	-5	Lead-Free csBGA	132	COM
LCMXO2280C-3BN256C	2280	1.8V/2.5V/3.3V	211	-3	Lead-Free caBGA	256	COM
LCMXO2280C-4BN256C	2280	1.8V/2.5V/3.3V	211	-4	Lead-Free caBGA	256	COM
LCMXO2280C-5BN256C	2280	1.8V/2.5V/3.3V	211	-5	Lead-Free caBGA	256	COM
LCMXO2280C-3FTN256C	2280	1.8V/2.5V/3.3V	211	-3	Lead-Free ftBGA	256	COM
LCMXO2280C-4FTN256C	2280	1.8V/2.5V/3.3V	211	-4	Lead-Free ftBGA	256	COM
LCMXO2280C-5FTN256C	2280	1.8V/2.5V/3.3V	211	-5	Lead-Free ftBGA	256	COM
LCMXO2280C-3FTN324C	2280	1.8V/2.5V/3.3V	271	-3	Lead-Free ftBGA	324	COM
LCMXO2280C-4FTN324C	2280	1.8V/2.5V/3.3V	271	-4	Lead-Free ftBGA	324	COM
LCMXO2280C-5FTN324C	2280	1.8V/2.5V/3.3V	271	-5	Lead-Free ftBGA	324	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256E-3TN100C	256	1.2V	78	-3	Lead-Free TQFP	100	COM
LCMXO256E-4TN100C	256	1.2V	78	-4	Lead-Free TQFP	100	COM
LCMXO256E-5TN100C	256	1.2V	78	-5	Lead-Free TQFP	100	COM
LCMXO256E-3MN100C	256	1.2V	78	-3	Lead-Free csBGA	100	COM
LCMXO256E-4MN100C	256	1.2V	78	-4	Lead-Free csBGA	100	COM
LCMXO256E-5MN100C	256	1.2V	78	-5	Lead-Free csBGA	100	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640E-3TN100C	640	1.2V	74	-3	Lead-Free TQFP	100	COM
LCMXO640E-4TN100C	640	1.2V	74	-4	Lead-Free TQFP	100	COM
LCMXO640E-5TN100C	640	1.2V	74	-5	Lead-Free TQFP	100	COM
LCMXO640E-3MN100C	640	1.2V	74	-3	Lead-Free csBGA	100	COM
LCMXO640E-4MN100C	640	1.2V	74	-4	Lead-Free csBGA	100	COM
LCMXO640E-5MN100C	640	1.2V	74	-5	Lead-Free csBGA	100	COM
LCMXO640E-3TN144C	640	1.2V	113	-3	Lead-Free TQFP	144	COM
LCMXO640E-4TN144C	640	1.2V	113	-4	Lead-Free TQFP	144	COM
LCMXO640E-5TN144C	640	1.2V	113	-5	Lead-Free TQFP	144	COM
LCMXO640E-3MN132C	640	1.2V	101	-3	Lead-Free csBGA	132	COM
LCMXO640E-4MN132C	640	1.2V	101	-4	Lead-Free csBGA	132	COM
LCMXO640E-5MN132C	640	1.2V	101	-5	Lead-Free csBGA	132	COM
LCMXO640E-3BN256C	640	1.2V	159	-3	Lead-Free caBGA	256	COM
LCMXO640E-4BN256C	640	1.2V	159	-4	Lead-Free caBGA	256	COM
LCMXO640E-5BN256C	640	1.2V	159	-5	Lead-Free caBGA	256	COM
LCMXO640E-3FTN256C	640	1.2V	159	-3	Lead-Free ftBGA	256	COM
LCMXO640E-4FTN256C	640	1.2V	159	-4	Lead-Free ftBGA	256	COM
LCMXO640E-5FTN256C	640	1.2V	159	-5	Lead-Free ftBGA	256	COM





Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200E-3TN100C	1200	1.2V	73	-3	Lead-Free TQFP	100	COM
LCMXO1200E-4TN100C	1200	1.2V	73	-4	Lead-Free TQFP	100	COM
LCMXO1200E-5TN100C	1200	1.2V	73	-5	Lead-Free TQFP	100	COM
LCMXO1200E-3TN144C	1200	1.2V	113	-3	Lead-Free TQFP	144	COM
LCMXO1200E-4TN144C	1200	1.2V	113	-4	Lead-Free TQFP	144	COM
LCMXO1200E-5TN144C	1200	1.2V	113	-5	Lead-Free TQFP	144	COM
LCMXO1200E-3MN132C	1200	1.2V	101	-3	Lead-Free csBGA	132	COM
LCMXO1200E-4MN132C	1200	1.2V	101	-4	Lead-Free csBGA	132	COM
LCMXO1200E-5MN132C	1200	1.2V	101	-5	Lead-Free csBGA	132	COM
LCMXO1200E-3BN256C	1200	1.2V	211	-3	Lead-Free caBGA	256	COM
LCMXO1200E-4BN256C	1200	1.2V	211	-4	Lead-Free caBGA	256	COM
LCMXO1200E-5BN256C	1200	1.2V	211	-5	Lead-Free caBGA	256	COM
LCMXO1200E-3FTN256C	1200	1.2V	211	-3	Lead-Free ftBGA	256	COM
LCMXO1200E-4FTN256C	1200	1.2V	211	-4	Lead-Free ftBGA	256	COM
LCMXO1200E-5FTN256C	1200	1.2V	211	-5	Lead-Free ftBGA	256	СОМ

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280E-3TN100C	2280	1.2V	73	-3	Lead-Free TQFP	100	COM
LCMXO2280E-4TN100C	2280	1.2V	73	-4	Lead-Free TQFP	100	COM
LCMXO2280E-5TN100C	2280	1.2V	73	-5	Lead-Free TQFP	100	COM
LCMXO2280E-3TN144C	2280	1.2V	113	-3	Lead-Free TQFP	144	COM
LCMXO2280E-4TN144C	2280	1.2V	113	-4	Lead-Free TQFP	144	COM
LCMXO2280E-5TN144C	2280	1.2V	113	-5	Lead-Free TQFP	144	COM
LCMXO2280E-3MN132C	2280	1.2V	101	-3	Lead-Free csBGA	132	COM
LCMXO2280E-4MN132C	2280	1.2V	101	-4	Lead-Free csBGA	132	COM
LCMXO2280E-5MN132C	2280	1.2V	101	-5	Lead-Free csBGA	132	COM
LCMXO2280E-3BN256C	2280	1.2V	211	-3	Lead-Free caBGA	256	COM
LCMXO2280E-4BN256C	2280	1.2V	211	-4	Lead-Free caBGA	256	COM
LCMXO2280E-5BN256C	2280	1.2V	211	-5	Lead-Free caBGA	256	COM
LCMXO2280E-3FTN256C	2280	1.2V	211	-3	Lead-Free ftBGA	256	COM
LCMXO2280E-4FTN256C	2280	1.2V	211	-4	Lead-Free ftBGA	256	COM
LCMXO2280E-5FTN256C	2280	1.2V	211	-5	Lead-Free ftBGA	256	COM
LCMXO2280E-3FTN324C	2280	1.2V	271	-3	Lead-Free ftBGA	324	COM
LCMXO2280E-4FTN324C	2280	1.2V	271	-4	Lead-Free ftBGA	324	COM
LCMXO2280E-5FTN324C	2280	1.2V	271	-5	Lead-Free ftBGA	324	COM