

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	285
Number of Logic Elements/Cells	2280
Total RAM Bits	28262
Number of I/O	113
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2280c-4t144i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MachXO Family Data Sheet Architecture

June 2013 Data Sheet DS1002

Architecture Overview

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.


The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.



Figure 2-3. Top View of the MachXO256 Device




PFU Blocks

The core of the MachXO devices consists of PFU and PFF blocks. The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM, and Distributed ROM functions. PFF blocks can be programmed to perform Logic, Arithmetic, and Distributed ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected Slices, numbered 0-3 as shown in Figure 2-4. There are 53 inputs and 25 outputs associated with each PFU block.

Figure 2-4. PFU Diagram



Slice

Each Slice contains two LUT4 lookup tables feeding two registers (programmed to be in FF or Latch mode), and some associated logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7, and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select, and wider RAM/ROM functions. Figure 2-5 shows an overview of the internal logic of the Slice. The registers in the Slice can be configured for positive/negative and edge/level clocks.



Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

Logic Mode: In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

Ripple Mode: Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- · Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode: In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR16x2	DPR16x2
Number of Slices	1	2

Note: SPR = Single Port RAM, DPR = Dual Port RAM




The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

Clock/Control Distribution Network

The MachXO family of devices provides global signals that are available to all PFUs. These signals consist of four primary clocks and four secondary clocks. Primary clock signals are generated from four 16:1 muxes as shown in Figure 2-7 and Figure 2-8. The available clock sources for the MachXO256 and MachXO640 devices are four dual function clock pins and 12 internal routing signals. The available clock sources for the MachXO1200 and MachXO2280 devices are four dual function clock pins, up to nine internal routing signals and up to six PLL outputs.

Figure 2-7. Primary Clocks for MachXO256 and MachXO640 Devices





sysCLOCK Phase Locked Loops (PLLs)

The MachXO1200 and MachXO2280 provide PLL support. The source of the PLL input divider can come from an external pin or from internal routing. There are four sources of feedback signals to the feedback divider: from CLKINTFB (internal feedback port), from the global clock nets, from the output of the post scalar divider, and from the routing (or from an external pin). There is a PLL_LOCK signal to indicate that the PLL has locked on to the input clock signal. Figure 2-10 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t_{LOCK} parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, post scalar divider, and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.

Figure 2-10. PLL Diagram




Figure 2-11 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.

Figure 2-11. PLL Primitive






Table 2-8. I/O Support Device by Device

	MachXO256	MachXO640	MachXO1200	MachXO2280
Number of I/O Banks	2	4	8	8
Type of Input Buffers	Single-ended (all I/O Banks)	Single-ended (all I/O Banks)	Single-ended (all I/O Banks)	Single-ended (all I/O Banks)
			Differential Receivers (all I/O Banks)	Differential Receivers (all I/O Banks)
Types of Output Buffers	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)
Types or Garpan Zamore			Differential buffers with true LVDS outputs (50% on left and right side)	Differential buffers with true LVDS outputs (50% on left and right side)
Differential Output Emulation Capability	All I/O Banks	All I/O Banks	All I/O Banks	All I/O Banks
PCI Support	No	No	Top side only	Top side only

Table 2-9. Supported Input Standards


	VCCIO (Typ.)					
Input Standard	3.3V	2.5V	1.8V	1.5V	1.2V	
Single Ended Interfaces						
LVTTL	Yes	Yes	Yes	Yes	Yes	
LVCMOS33	Yes	Yes	Yes	Yes	Yes	
LVCMOS25	Yes	Yes	Yes	Yes	Yes	
LVCMOS18			Yes			
LVCMOS15				Yes		
LVCMOS12	Yes	Yes	Yes	Yes	Yes	
PCI ¹	Yes					
Differential Interfaces						
BLVDS ² , LVDS ² , LVPECL ² , RSDS ²	Yes	Yes	Yes	Yes	Yes	

^{1.} Top Banks of MachXO1200 and MachXO2280 devices only.

^{2.} MachXO1200 and MachXO2280 devices only.



Figure 2-22. MachXO Configuration and Programming



Density Shifting

The MachXO family has been designed to enable density migration in the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.



MachXO256 and MachXO640 Hot Socketing Specifications^{1, 2, 3}

Symbol	Parameter	Condition	Min.	Тур.	Max	Units
I_{DK}	Input or I/O leakage Current	$0 \le V_{IN} \le V_{IH} (MAX)$	-		+/-1000	μΑ

- 1. Insensitive to sequence of V_{CC,} V_{CCAUX,} and V_{CCIO}. However, assumes monotonic rise/fall rates for V_{CC,} V_{CCAUX,} and V_{CCIO.}
- $2. \ \ 0 \leq V_{CC} \leq V_{CC} \ (\text{MAX}), \ 0 \leq V_{CCIO} \leq V_{CCIO} \ (\text{MAX}) \ \text{and} \ 0 \leq V_{CCAUX} \leq V_{CCAUX} \ (\text{MAX}).$
- 3. I_{DK} is additive to I_{PU} I_{PD} or I_{BH} .

MachXO1200 and MachXO2280 Hot Socketing Specifications^{1, 2, 3}

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
Non-LVDS G	Non-LVDS General Purpose syslOs						
I _{DK}	Input or I/O Leakage Current	$0 \le V_{IN} \le V_{IH}$ (MAX.)	_	_	+/-1000	μΑ	
LVDS Gener	LVDS General Purpose syslOs						
1	Input or I/O Leakage Current	$V_{IN} \le V_{CCIO}$	_	_	+/-1000	μΑ	
IDK_LVDS	Imput of 1/O Leakage Current	V _{IN} > V _{CCIO}	_	35	_	mA	

- 1. Insensitive to sequence of $V_{CC,}$ $V_{CCAUX,}$ and V_{CCIO} . However, assumes monotonic rise/fall rates for $V_{CC,}$ $V_{CCAUX,}$ and $V_{CCIO,}$
- 2. $0 \le V_{CC} \le V_{CC}$ (MAX), $0 \le V_{CCIO} \le V_{CCIO}$ (MAX), and $0 \le V_{CCAUX} \le V_{CCAUX}$ (MAX).
- 3. I_{DK} is additive to I_{PU} , I_{PW} or I_{BH} .

DC Electrical Characteristics

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I _{IL,} I _{IH} ^{1, 4, 5}	Input or I/O Leakage	$0 \le V_{IN} \le (V_{CCIO} - 0.2V)$	_	_	10	μΑ
'IL, 'IH	linput of 1/O Leakage	$(V_{CCIO} - 0.2V) < V_{IN} \le 3.6V$	_		40	μΑ
I _{PU}	I/O Active Pull-up Current	$0 \le V_{IN} \le 0.7 \ V_{CCIO}$	-30		-150	μΑ
I _{PD}	I/O Active Pull-down Current	V_{IL} (MAX) $\leq V_{IN} \leq V_{IH}$ (MAX)	30		150	μΑ
I _{BHLS}	Bus Hold Low sustaining current	$V_{IN} = V_{IL} (MAX)$	30		_	μΑ
I _{BHHS}	Bus Hold High sustaining current	$V_{IN} = 0.7V_{CCIO}$	-30		_	μΑ
I _{BHLO}	Bus Hold Low Overdrive current	$0 \le V_{IN} \le V_{IH} (MAX)$	_		150	μΑ
Івнно	Bus Hold High Overdrive current	$0 \le V_{IN} \le V_{IH} (MAX)$	_		-150	μΑ
V _{BHT} ³	Bus Hold trip Points	$0 \le V_{IN} \le V_{IH} (MAX)$	V _{IL} (MAX)		V _{IH} (MIN)	V
C1	I/O Capacitance ²	$V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$	_	8	_	pf
C2	Dedicated Input Capacitance ²	$V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$	_	8	_	pf

^{1.} Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

^{2.} $T_A 25^{\circ}C$, f = 1.0MHz

^{3.} Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

^{4.} Not applicable to SLEEPN pin.

^{5.} When V_{IH} is higher than V_{CCIO} , a transient current typically of 30ns in duration or less with a peak current of 6mA can occur on the high-to-low transition. For MachXO1200 and MachXO2280 true LVDS output pins, V_{IH} must be less than or equal to V_{CCIO} .



sysIO Differential Electrical Characteristics LVDS


Over Recommended Operating Conditions

Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V _{INP,} V _{INM}	Input Voltage		0		2.4	V
V_{THD}	Differential Input Threshold		+/-100	_	_	mV
		$100 \text{mV} \leq V_{THD}$	V _{THD} /2	1.2	1.8	V
V _{CM}	Input Common Mode Voltage	$200\text{mV} \leq V_{THD}$	V _{THD} /2	1.2	1.9	V
		$350 \text{mV} \leq V_{THD}$	V _{THD} /2	1.2	2.0	V
I _{IN}	Input current	Power on	_	_	+/-10	μΑ
V _{OH}	Output high voltage for V _{OP} or V _{OM}	R _T = 100 Ohm	_	1.38	1.60	V
V_{OL}	Output low voltage for V _{OP} or V _{OM}	R _T = 100 Ohm	0.9V	1.03	_	V
V_{OD}	Output voltage differential	$(V_{OP} - V_{OM}), R_T = 100 Ohm$	250	350	450	mV
ΔV _{OD}	Change in V _{OD} between high and low		_	_	50	mV
V _{OS}	Output voltage offset	$(V_{OP} - V_{OM})/2$, $R_T = 100 \text{ Ohm}$	1.125	1.25	1.375	V
ΔV _{OS}	Change in V _{OS} between H and L		_	_	50	mV
I _{OSD}	Output short circuit current	V _{OD} = 0V Driver outputs shorted	_		6	mA

LVDS Emulation

MachXO devices can support LVDS outputs via emulation (LVDS25E), in addition to the LVDS support that is available on-chip on certain devices. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS Using External Resistors (LVDS25E)



Note: All resistors are ±1%.

The LVDS differential input buffers are available on certain devices in the MachXO family.



Table 3-2. BLVDS DC Conditions¹

Over Recommended Operating Conditions

		Nominal		
Symbol	Description	Zo = 45	Zo = 90	Units
Z _{OUT}	Output impedance	100	100	Ohms
R _{TLEFT}	Left end termination	45	90	Ohms
R _{TRIGHT}	Right end termination	45	90	Ohms
V _{OH}	Output high voltage	1.375	1.48	V
V _{OL}	Output low voltage	1.125	1.02	V
V _{OD}	Output differential voltage	0.25	0.46	V
V _{CM}	Output common mode voltage	1.25	1.25	V
I _{DC}	DC output current	11.2	10.2	mA

^{1.} For input buffer, see LVDS table.

LVPECL

The MachXO family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL




Table 3-3. LVPECL DC Conditions1

Over Recommended Operating Conditions

Symbol	Description	Nominal	Units
Z _{OUT}	Output impedance	100	Ohms
R _P	Driver parallel resistor	150	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	2.03	V
V _{OL}	Output low voltage	1.27	V
V _{OD}	Output differential voltage	0.76	V
V _{CM}	Output common mode voltage	1.65	V
Z _{BACK}	Back impedance	85.7	Ohms
I _{DC}	DC output current	12.7	mA

^{1.} For input buffer, see LVDS table.



Switching Test Conditions

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

Figure 3-6. Output Test Load, LVTTL and LVCMOS Standards




Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	CL	Timing Ref.	V _T
			LVTTL, LVCMOS 3.3 = 1.5V	_
			LVCMOS 2.5 = V _{CCIO} /2	_
LVTTL and LVCMOS settings (L -> H, H -> L)	∞	0pF	LVCMOS 1.8 = V _{CCIO} /2	_
			LVCMOS 1.5 = V _{CCIO} /2	_
			LVCMOS 1.2 = V _{CCIO} /2	_
LVTTL and LVCMOS 3.3 (Z -> H)			1.5	V _{OL}
LVTTL and LVCMOS 3.3 (Z -> L)			1.5	V _{OH}
Other LVCMOS (Z -> H)	188	0pF	V _{CCIO} /2	V_{OL}
Other LVCMOS (Z -> L)	100	Орі	V _{CCIO} /2	V _{OH}
LVTTL + LVCMOS (H -> Z)			V _{OH} - 0.15	V _{OL}
LVTTL + LVCMOS (L -> Z)			V _{OL} - 0.15	V _{OH}

Note: Output test conditions for all other interfaces are determined by the respective standards.



Pin Information Summary

)256C/E			LCMXO640C/E		
Pin Type		100 TQFP	100 csBGA	100 TQFP	144 TQFP	100 csBGA	132 csBGA	256 caBGA / 256 ftBGA
Single Ended User I/O		78	78	74	113	74	101	159
Differential Pair User I/O1		38	38	17	43	17	42	79
Muxed		6	6	6	6	6	6	6
TAP		4	4	4	4	4	4	4
Dedicated (Total Without Supp	olies)	5	5	5	5	5	5	5
VCC		2	2	2	4	2	4	4
VCCAUX		1	1	1	2	1	2	2
	Bank0	3	3	2	2	2	2	4
VCCIO	Bank1	3	3	2	2	2	2	4
VCCIO	Bank2	_	_	2	2	2	2	4
	Bank3	_	_	2	2	2	2	4
GND	•	8	8	10	12	10	12	18
NC		0	0	0	0	0	0	52
	Bank0	41/20	41/20	18/5	29/10	18/5	26/11	42/21
Single Ended/Differential I/O	Bank1	37/18	37/18	21/4	30/11	21/4	27/12	40/20
per Bank	Bank2	_	_	14/2	24/9	14/2	21/9	36/18
	Bank3	_	_	21/6	30/13	21/6	27/10	40/20

^{1.} These devices support emulated LVDS outputs.pLVDS inputs are not supported.

			LCMXO	1200C/E		LCMXO2280C/E						
Pin Type		100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	324 ftBGA		
Single Ended User I/O		73	113	101	211	73	113	101	211	271		
Differential Pair User I/O1		27	48	42	105	30	47	41	105	134		
Muxed		6	6	6	6	6	6	6	6	6		
TAP		4	4	4	4	4	4	4	4	4		
Dedicated (Total Without Supp	olies)	5	5	5	5	5	5	5	5	5		
VCC		4	4	4	4	2	4	4	4	6		
VCCAUX		2	2	2	2	2	2	2	2	2		
	Bank0	1	1	1	2	1	1	1	2	2		
	Bank1	1	1	1	2	1	1	1	2	2		
	Bank2	1	1	1	2	1	1	1	2	2		
VCCIO	Bank3	1	1	1	2	1	1	1	2	2		
VCCIO	Bank4	1	1	1	2	1	1	1	2	2		
	Bank5	1	1	1	2	1	1	1	2	2		
	Bank6	1	1	1	2	1	1	1	2	2		
	Bank7	1	1	1	2	1	1	1	2	2		
GND		8	12	12	18	8	12	12	18	24		
NC		0	0	0	0	0	0	0	0	0		
	Bank0	10/3	14/6	13/5	26/13	9/3	13/6	12/5	24/12	34/17		
	Bank1	8/2	15/7	13/5	28/14	9/3	16/7	14/5	30/15	36/18		
	Bank2	10/4	15/7	13/6	26/13	10/4	15/7	13/6	26/13	34/17		
Single Ended/Differential I/O per Bank	Bank3	11/5	15/7	14/7	28/14	11/5	15/7	14/7	28/14	34/17		
	Bank4	8/3	14/5	13/5	27/13	8/3	14/4	13/4	29/14	35/17		
	Bank5	5/2	10/4	8/2	22/11	5/2	10/4	8/2	20/10	30/15		
	Bank6	10/3	15/6	13/6	28/14	10/4	15/6	13/6	28/14	34/17		
	Bank7	11/5	15/6	14/6	26/13	11/5	15/6	14/6	26/13	34/17		

^{1.} These devices support on-chip LVDS buffers for left and right I/O Banks.



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 144 TQFP

	LCMXO640				LCMXO1200		LCMXO2280					
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
1	PL2A	3		Т	PL2A	7		Т	PL2A	7	LUM0_PLLT_FB_A	Т
2	PL2C	3		Т	PL2B	7		С	PL2B	7	LUM0_PLLC_FB_A	С
3	PL2B	3		С	PL3A	7		T*	PL3A	7		T*
4	PL3A	3		Т	PL3B	7		C*	PL3B	7		C*
5	PL2D	3		С	PL3C	7		Т	PL3C	7	LUM0_PLLT_IN_A	Т
6	PL3B	3		С	PL3D	7		С	PL3D	7	LUM0_PLLC_IN_A	С
7	PL3C	3		Т	PL4A	7		T*	PL4A	7		T*
8	PL3D	3		С	PL4B	7		C*	PL4B	7		C*
9	PL4A	3			PL4C	7			PL4C	7		
10	VCCIO3	3			VCCIO7	7			VCCIO7	7		
11	GNDIO3	3			GNDIO7	7			GNDIO7	7		
12	PL4D	3			PL5C	7			PL6C	7		
13	PL5A	3		Т	PL6A	7		T*	PL7A	7		T*
14	PL5B	3	GSRN	С	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*
15	PL5D	3			PL6D	7			PL7D	7		
16	GND	-			GND	-			GND	-		
17	PL6C	3		Т	PL7C	7		Т	PL9C	7		Т
18	PL6D	3		С	PL7D	7		С	PL9D	7		С
19	PL7A	3		Т	PL10A	6		T*	PL13A	6		T*
20	PL7B	3		С	PL10B	6		C*	PL13B	6		C*
21	VCC	-			VCC	-			VCC	-		
22	PL8A	3		Т	PL11A	6		T*	PL13D	6		
23	PL8B	3		С	PL11B	6		C*	PL14D	6		С
24	PL8C	3	TSALL		PL11C	6	TSALL		PL14C	6	TSALL	Т
25	PL9C	3		Т	PL12B	6			PL15B	6		
26	VCCIO3	3			VCCIO6	6			VCCIO6	6		
27	GNDIO3	3			GNDIO6	6			GNDIO6	6		
28	PL9D	3		С	PL13D	6			PL16D	6		
29	PL10A	3		Т	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*
30	PL10B	3		С	PL14B	6	LLM0_PLLC_FB_A	C*	PL17B	6	LLM0_PLLC_FB_A	C*
31	PL10C	3		Т	PL14C	6		Т	PL17C	6		T
32	PL11A	3		Т	PL14D	6		С	PL17D	6		С
33	PL10D	3		С	PL15A	6	LLM0_PLLT_IN_A	T*	PL18A	6	LLM0_PLLT_IN_A	T*
34	PL11C	3		Т	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*
35	PL11B	3		С	PL16A	6		Т	PL19A	6		Т
36	PL11D	3		С	PL16B	6		С	PL19B	6		С
37	GNDIO2	2			GNDIO5	5			GNDIO5	5		
38	VCCIO2	2			VCCIO5	5			VCCIO5	5		
39	TMS	2	TMS		TMS	5	TMS		TMS	5	TMS	
40	PB2C	2	-		PB2C	5		Т	PB2A	5	-	Т
41	PB3A	2		Т	PB2D	5		C	PB2B	5		C
42	TCK	2	TCK		TCK	5	TCK		TCK	5	TCK	-
43	PB3B	2		С	PB3A	5		Т	PB3A	5		Т
44	PB3C	2		T	PB3B	5		C	PB3B	5		C
45	PB3D	2		C	PB4A	5		T	PB4A	5		T
46	PB4A	2		T	PB4B	5		C	PB4B	5		C
47	TDO	2	TDO		TDO	5	TDO		TDO	5	TDO	
48	PB4B	2		С	PB4D	5			PB4D	5		
49	PB4C	2		T	PB5A	5		Т	PB5A	5		Т
50	PB4D	2		C	PB5B	5		C	PB5B	5		C



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

	LCMXO640			LCMXO1200				LCMXO2280						
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
-	-				VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
-	-				GND	GNDIO4	4			GND	GNDIO4	4		
M10	PB6A	2		Т	M10	PB7E	4		Т	M10	PB10A	4		Т
R9	PB6C	2		Т	R9	PB8A	4		Т	R9	PB11C	4		Т
R10	PB6D	2		С	R10	PB8B	4		С	R10	PB11D	4		С
T10	PB7C	2		T	T10	PB8C	4		Т	T10	PB12A	4		Т
T11	PB7D	2		С	T11	PB8D	4		С	T11	PB12B	4		С
N10	NC				N10	PB8E	4		Т	N10	PB12C	4		Т
N11	NC				N11	PB8F	4		С	N11	PB12D	4		С
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
R11	PB7E	2		Т	R11	PB9A	4		Т	R11	PB13A	4		Т
R12	PB7F	2		С	R12	PB9B	4		С	R12	PB13B	4		С
P11	PB8A	2		T	P11	PB9C	4		Т	P11	PB13C	4		T
P12	PB8B	2		С	P12	PB9D	4		С	P12	PB13D	4		С
T13	PB8C	2		T	T13	PB9E	4		Т	T13	PB14A	4		Т
T12	PB8D	2		С	T12	PB9F	4		С	T12	PB14B	4		С
R13	PB9A	2		Т	R13	PB10A	4		Т	R13	PB14C	4		Т
R14	PB9B	2		С	R14	PB10B	4		С	R14	PB14D	4		С
GND	GND	-			GND	GND	-			GND	GND	-		
T14	PB9C	2		Т	T14	PB10C	4		Т	T14	PB15A	4		Т
T15	PB9D	2		С	T15	PB10D	4		С	T15	PB15B	4		С
P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB10F	4			P14	PB15D	4		
R15	NC				R15	PB11A	4		Т	R15	PB16A	4		Т
R16	NC				R16	PB11B	4		С	R16	PB16B	4		С
P15	NC				P15	PB11C	4		Т	P15	PB16C	4		Т
P16	NC				P16	PB11D	4		С	P16	PB16D	4		С
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
M11	NC				M11	PR16B	3		С	M11	PR20B	3		С
L11	NC				L11	PR16A	3		Т	L11	PR20A	3		Т
N12	NC				N12	PR15B	3		C*	N12	PR18B	3		C*
N13	NC				N13	PR15A	3		T*	N13	PR18A	3		T*
M13	NC				M13	PR14D	3		С	M13	PR17D	3		С
M12	NC				M12	PR14C	3		Т	M12	PR17C	3		Т
N14	PR11D	1		С	N14	PR14B	3		C*	N14	PR17B	3		C*
N15	PR11C	1		Т	N15	PR14A	3		T*	N15	PR17A	3		T*
L13	PR11B	1		С	L13	PR13D	3		С	L13	PR16D	3		С
L12	PR11A	1		Т	L12	PR13C	3		Т	L12	PR16C	3		Т
M14	PR10B	1		С	M14	PR13B	3		C*	M14	PR16B	3		C*
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
L14	PR10A	1		Т	L14	PR13A	3		T*	L14	PR16A	3		T*
N16	PR10D	1		С	N16	PR12D	3		С	N16	PR15D	3		С
M16	PR10C	1		Т	M16	PR12C	3		Т	M16	PR15C	3		Т
M15	PR9D	1		С	M15	PR12B	3		C*	M15	PR15B	3		C*
L15	PR9C	1		Т	L15	PR12A	3		T*	L15	PR15A	3		T*
L16	PR9B	1		С	L16	PR11D	3		С	L16	PR14D	3		С
K16	PR9A	1		Т	K16	PR11C	3		Т	K16	PR14C	3		Т
K13	PR8D	1		С	K13	PR11B	3		C*	K13	PR14B	3		C*



LCMXO2280 Logic Signal Connections: 324 ftBGA

LCMXO2280							
Ball Number	Ball Function	Bank	Dual Function	Differential			
GND	GNDIO7	7					
VCCIO7	VCCIO7	7					
D4	PL2A	7	LUM0_PLLT_FB_A	Т			
F5	PL2B	7	LUM0_PLLC_FB_A	С			
B3	PL3A	7		T*			
C3	PL3B	7		C*			
E4	PL3C	7	LUM0_PLLT_IN_A	Т			
G6	PL3D	7	LUM0_PLLC_IN_A	С			
A1	PL4A	7		T*			
B1	PL4B	7		C*			
F4	PL4C	7		Т			
VCC	VCC	-					
E3	PL4D	7		С			
D2	PL5A	7		T*			
D3	PL5B	7		C*			
G5	PL5C	7		Т			
F3	PL5D	7		С			
C2	PL6A	7		T*			
VCCIO7	VCCIO7	7					
GND	GNDIO7	7					
C1	PL6B	7		C*			
H5	PL6C	7		Т			
G4	PL6D	7		С			
E2	PL7A	7		T*			
D1	PL7B	7	GSRN	C*			
J6	PL7C	7		Т			
H4	PL7D	7		С			
F2	PL8A	7		T*			
E1	PL8B	7		C*			
GND	GND	-					
J3	PL8C	7		Т			
J5	PL8D	7		С			
G3	PL9A	7		T*			
H3	PL9B	7		C*			
K3	PL9C	7		Т			
K5	PL9D	7		С			
F1	PL10A	7		T*			
VCCIO7	VCCIO7	7					
GND	GNDIO7	7					
G1	PL10B	7		C*			
K4	PL10C	7		Т			
K6	PL10D	7		С			



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

Dall Nove !	Dell Forestien	LCMXO2280	Duel Franchisco	D:#
Ball Number	Ball Function	Bank	Dual Function	Differential
G2	PL11A	6		T*
H2	PL11B	6		C*
L3	PL11C	6		Т
L5	PL11D	6		С
H1	PL12A	6		T*
VCCIO6	VCCIO6	6		
GND	GNDIO6	6		
J2	PL12B	6		C*
L4	PL12C	6		Т
L6	PL12D	6		С
K2	PL13A	6		T*
K1	PL13B	6		C*
J1	PL13C	6		Т
VCC	VCC	-		
L2	PL13D	6		С
M5	PL14D	6		С
M3	PL14C	6	TSALL	Т
L1	PL14B	6		C*
M2	PL14A	6		T*
M1	PL15A	6		T*
N1	PL15B	6		C*
M6	PL15C	6		Т
M4	PL15D	6		С
VCCIO6	VCCIO6	6		
GND	GNDIO6	6		
P1	PL16A	6		T*
P2	PL16B	6		C*
N3	PL16C	6		Т
N4	PL16D	6		С
GND	GND	-		
T1	PL17A	6	LLM0_PLLT_FB_A	T*
R1	PL17B	6	LLM0_PLLC_FB_A	C*
P3	PL17C	6		Т
N5	PL17D	6		С
R3	PL18A	6	LLM0_PLLT_IN_A	T*
R2	PL18B	6	LLM0_PLLC_IN_A	C*
P4	PL19A	6		Т
N6	PL19B	6		С
U1	PL20A	6		T
VCCIO6	VCCIO6	6		
GND	GNDIO6	6		
GND	GNDIO5	5		
VCCIO5	VCCIO5	5		



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280							
Ball Number	Ball Function	Bank	Dual Function	Differential			
J13	PR10C	2		Т			
M18	PR10B	2		C*			
L18	PR10A	2		T*			
GND	GNDIO2	2					
VCCIO2	VCCIO2	2					
H16	PR9D	2		С			
H14	PR9C	2		Т			
K18	PR9B	2		C*			
J18	PR9A	2		T*			
J17	PR8D	2		С			
VCC	VCC	-					
H18	PR8C	2		Т			
H17	PR8B	2		C*			
G17	PR8A	2		T*			
H13	PR7D	2		С			
H15	PR7C	2		Т			
G18	PR7B	2		C*			
F18	PR7A	2		T*			
G14	PR6D	2		С			
G16	PR6C	2		Т			
VCCIO2	VCCIO2	2					
GND	GNDIO2	2					
E18	PR6B	2		C*			
F17	PR6A	2		T*			
G13	PR5D	2		С			
G15	PR5C	2		Т			
E17	PR5B	2		C*			
E16	PR5A	2		T*			
GND	GND	-					
F15	PR4D	2		С			
E15	PR4C	2		Т			
D17	PR4B	2		C*			
D18	PR4A	2		T*			
B18	PR3D	2		С			
C18	PR3C	2		Т			
C16	PR3B	2		C*			
D16	PR3A	2		T*			
C17	PR2B	2		С			
D15	PR2A	2		Т			
VCCIO2	VCCIO2	2					
GND	GNDIO2	2					
GND	GNDIO1	1					
VCCIO1	VCCIO1	1					



Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:

- Thermal Management document
- TN1090 Power Estimation and Management for MachXO Devices
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from www.latticesemi.com/software



Date	Version	Section	Change Summary
April 2006 (cont.)	02.0 (cont.)	Architecture (cont.)	"Top View of the MachXO1200 Device" figure updated.
			"Top View of the MachXO640 Device" figure updated.
			"Top View of the MachXO256 Device" figure updated.
			"Slice Diagram" figure updated.
			Slice Signal Descriptions table updated.
			Routing section updated.
			sysCLOCK Phase Lockecd Loops (PLLs) section updated.
			PLL Diagram updated.
			PLL Signal Descriptions table updated.
			sysMEM Memory section has been updated.
			PIO Groups section has been updated.
			PIO section has been updated.
			MachXO PIO Block Diagram updated.
			Supported Input Standards table updated.
			MachXO Configuration and Programming diagram updated.
		DC and Switching Characteristics	Recommended Operating Conditions table - footnotes updated.
			MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.
			Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.
			DC Electrical Characteristics, footnotes have been updated.
			Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.
			Supply Current (Standby) table and associated footnotes updated.
			Intialization Supply Current table and footnotes updated.
			Programming and Erase Flash Supply Current table and associated footnotes have been updatd.
			Register-to-Register Performance table updated (rev. A 0.19).
			MachXO External Switching Characteristics updated (rev. A 0.19).
			MachXO Internal Timing Parameters updated (rev. A 0.19).
			MachXO Family Timing Adders updated (rev. A 0.19).
			sysCLOCK Timing updated (rev. A 0.19).
			MachXO "C" Sleep Mode Timing updated (A 0.19).
			JTAG Port Timing Specification updated (rev. A 0.19).
			Test Fixture Required Components table updated.
		Pinout Information	Signal Descriptions have been updated.
			Pin Information Summary has been updated. Footnote has been added.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connections have been updated (PCLKTx_x> PCLKx_x)
		Ordering Information	Removed "4W" references.
			Added 256-ftBGA Ordering Part Numbers for MachXO640.
May 2006	02.1	Pinout Information	Removed [LOC][0]_PLL_RST from Signal Description table.
			PCLK footnote has been added to all appropriate pins.
August 2006	02.2	Multiple	Removed 256 fpBGA information for MachXO640.



Date	Version	Section	Change Summary
November 2006	02.3	DC and Switching Characteristics	Corrections to MachXO "C" Sleep Mode Timing table - value for t _{WSLEEPN} (400ns) changed from max. to min. Value for t _{WAWAKE} (100ns) changed from min. to max.
			Added Flash Download Time table.
December 2006	02.4	Architecture	EBR Asynchronous Reset section added.
		Pinout Information	Power Supply and NC table: Pin/Ball orientation footnotes added.
February 2007	02.5	Architecture	Updated EBR Asynchronous Reset section.
August 2007	02.6	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics table.
November 2007	02.7	DC and Switching Characteristics	Added JTAG Port Timing Waveforms diagram.
		Pinout Information	Added Thermal Management text section.
		Supplemental Information	Updated title list.
June 2009	02.8	Introduction	Added 0.8-mm 256-pin caBGA package to MachXO Family Selection Guide table.
		Pinout Information	Added Logic Signal Connections table for 0.8-mm 256-pin caBGA package.
		Ordering Information	Updated Part Number Description diagram and Ordering Part Number tables with 0.8-mm 256-pin caBGA package information.
July 2010	02.9	DC and Switching Characteristics	Updated sysCLOCK PLL Timing table.
June 2013	03.0	All	Updated document with new corporate logo.
		Architecture	Architecture Overview – Added information on the state of the register on power up and after configuration.
		DC and Switching Characteristics	MachXO1200 and MachXO2280 Hot Socketing Specifications table – Removed footnote 4.
			Added MachXO Programming/Erase Specifications table.