

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	285
Number of Logic Elements/Cells	2280
Total RAM Bits	28262
Number of I/O	113
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2280c-4tn144c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## MachXO Family Data Sheet Introduction

June 2013 Data Sheet DS1002

#### **Features**

## ■ Non-volatile, Infinitely Reconfigurable

- Instant-on powers up in microseconds
- Single chip, no external configuration memory required
- Excellent design security, no bit stream to intercept
- · Reconfigure SRAM based logic in milliseconds
- SRAM and non-volatile memory programmable through JTAG port
- Supports background programming of non-volatile memory

### ■ Sleep Mode

• Allows up to 100x static current reduction

## ■ TransFR<sup>™</sup> Reconfiguration (TFR)

• In-field logic update while system operates

## ■ High I/O to Logic Density

- 256 to 2280 LUT4s
- 73 to 271 I/Os with extensive package options
- Density migration supported
- Lead free/RoHS compliant packaging

#### Embedded and Distributed Memory

- Up to 27.6 Kbits sysMEM<sup>™</sup> Embedded Block RAM
- Up to 7.7 Kbits distributed RAM
- Dedicated FIFO control logic

#### ■ Flexible I/O Buffer

- Programmable sysIO<sup>™</sup> buffer supports wide range of interfaces:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2
  - LVTTL
  - PCI
  - LVDS, Bus-LVDS, LVPECL, RSDS

## ■ sysCLOCK<sup>™</sup> PLLs

- Up to two analog PLLs per device
- · Clock multiply, divide, and phase shifting

## ■ System Level Support

- IEEE Standard 1149.1 Boundary Scan
- Onboard oscillator
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply
- IEEE 1532 compliant in-system programming

## Introduction

The MachXO is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.

Table 1-1. MachXO Family Selection Guide

Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V <sub>CC</sub> Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
Packages	<u> </u>			
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271



## MachXO Family Data Sheet Architecture

June 2013 Data Sheet DS1002

### **Architecture Overview**

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.


The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.




Figure 2-1. Top View of the MachXO1200 Device<sup>1</sup>



1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.

Figure 2-2. Top View of the MachXO640 Device






The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

## **Clock/Control Distribution Network**

The MachXO family of devices provides global signals that are available to all PFUs. These signals consist of four primary clocks and four secondary clocks. Primary clock signals are generated from four 16:1 muxes as shown in Figure 2-7 and Figure 2-8. The available clock sources for the MachXO256 and MachXO640 devices are four dual function clock pins and 12 internal routing signals. The available clock sources for the MachXO1200 and MachXO2280 devices are four dual function clock pins, up to nine internal routing signals and up to six PLL outputs.

Figure 2-7. Primary Clocks for MachXO256 and MachXO640 Devices





#### **Bus Size Matching**

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

#### **RAM Initialization and ROM Operation**

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.


### **Memory Cascading**

Larger and deeper blocks of RAMs can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

#### Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2-12 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.

Figure 2-12. sysMEM Memory Primitives



**FIFO** 



The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. **Write Through** a copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. **Read-Before-Write** when new data is being written, the old contents of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

#### **FIFO Configuration**

The FIFO has a write port with Data-in, CEW, WE and CLKW signals. There is a separate read port with Data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. The range of programming values for these flags are in Table 2-7.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name	Programming Range
Full (FF)	1 to (up to 2 <sup>N</sup> -1)
Almost Full (AF)	1 to Full-1
Almost Empty (AE)	1 to Full-1
Empty (EF)	0

N = Address bit width

The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

#### **Memory Core Reset**

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-13.



## **PIO Groups**

On the MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respective sysIO buffers and PADs.

On all MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.

The MachXO1200 and MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these devices can be configured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI support.

Figure 2-15. Group of Four Programmable I/O Cells

This structure is used on the left and right of MachXO devices





Figure 2-16. Group of bSix Programmable I/O Cells

This structure is used on the top and bottom of MachXO devices



#### **PIO**

The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast



Figure 2-20. MachXO640 Banks





Figure 2-21. MachXO256 Banks



## **Hot Socketing**

The MachXO devices have been carefully designed to ensure predictable behavior during power-up and power-down. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of



## **Device Configuration**

All MachXO devices contain a test access port that can be used for device configuration and programming.

The non-volatile memory in the MachXO can be configured in two different modes:

- In IEEE 1532 mode via the IEEE 1149.1 port. In this mode, the device is off-line and I/Os are controlled by BSCAN registers.
- In background mode via the IEEE 1149.1 port. This allows the device to remain operational in user mode while reprogramming takes place.

The SRAM configuration memory can be configured in three different ways:

- At power-up via the on-chip non-volatile memory.
- After a refresh command is issued via the IEEE 1149.1 port.
- In IEEE 1532 mode via the IEEE 1149.1 port.

Figure 2-22 provides a pictorial representation of the different programming modes available in the MachXO devices. On power-up, the SRAM is ready to be configured with IEEE 1149.1 serial TAP port using IEEE 1532 protocols.

#### Leave Alone I/O

When using IEEE 1532 mode for non-volatile memory programming, SRAM configuration, or issuing a refresh command, users may specify I/Os as high, low, tristated or held at current value. This provides excellent flexibility for implementing systems where reconfiguration or reprogramming occurs on-the-fly.

#### TransFR (<u>Trans</u>parent <u>Field Reconfiguration</u>)

TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. See TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.

#### Security

The MachXO devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile memory spaces. Once set, the only way to clear the security bits is to erase the memory space.

For more information on device configuration, please see details of additional technical documentation at the end of this data sheet.



# MachXO Family Data Sheet DC and Switching Characteristics

June 2013 Data Sheet DS1002

## Absolute Maximum Ratings<sup>1, 2, 3</sup>

	LCMXO E (1.2V)	LCMXO C (1.8V/2.5V/3.3V)
Supply Voltage V <sub>CC</sub>	0.5 to 1.32V	0.5 to 3.75V
Supply Voltage V <sub>CCAUX</sub>	0.5 to 3.75V	0.5 to 3.75V
Output Supply Voltage V <sub>CCIO</sub>	0.5 to 3.75V	0.5 to 3.75V
I/O Tristate Voltage Applied 4	0.5 to 3.75V	0.5 to 3.75V
Dedicated Input Voltage Applied <sup>4</sup>	0.5 to 3.75V	0.5 to 4.25V
Storage Temperature (ambient)	65 to 150°C	65 to 150°C
Junction Temp. (Tj)	+125°C	+125°C

<sup>1.</sup> Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## Recommended Operating Conditions<sup>1</sup>

Symbol	Parameter	Min.	Max.	Units
V	Core Supply Voltage for 1.2V Devices	1.14	1.26	V
V <sub>CC</sub>	Core Supply Voltage for 1.8V/2.5V/3.3V Devices	1.71	3.465	V
V <sub>CCAUX</sub> <sup>3</sup>	Auxiliary Supply Voltage	3.135	3.465	V
V <sub>CCIO</sub> <sup>2</sup>	I/O Driver Supply Voltage	1.14	3.465	V
t <sub>JCOM</sub>	Junction Temperature Commercial Operation	0	+85	°C
t <sub>JIND</sub>	Junction Temperature Industrial Operation	-40	100	°C
t <sub>JFLASHCOM</sub>	Junction Temperature, Flash Programming, Commercial	0	+85	°C
t <sub>JFLASHIND</sub>	Junction Temperature, Flash Programming, Industrial	-40	100	°C

Like power supplies must be tied together. For example, if V<sub>CCIO</sub> and V<sub>CC</sub> are both 2.5V, they must also be the same supply. 3.3V V<sub>CCIO</sub> and 1.2V V<sub>CCIO</sub> should be tied to V<sub>CCAUX</sub> or 1.2V V<sub>CC</sub> respectively.

## **MachXO Programming/Erase Specifications**

Symbol	Parameter	Min.	Max.	Units
N	Flash Programming Cycles per t <sub>RETENTION</sub>		1,000	Cycles
N <sub>PROGCYC</sub>	Flash Functional Programming Cycles		10,000	Cycles
t <sub>RETENTION</sub>	Data Retention at 125° Junction Temperature	10		Years

<sup>2.</sup> Compliance with the Lattice Thermal Management document is required.

<sup>3.</sup> All voltages referenced to GND.

Overshoot and undershoot of -2V to (V<sub>IHMAX</sub> + 2) volts is permitted for a duration of <20ns.</li>

<sup>2.</sup> See recommended voltages by I/O standard in subsequent table.

<sup>3.</sup>  $V_{CC}$  must reach minimum  $V_{CC}$  value before  $V_{CCAUX}$  reaches 2.5V.



## sysIO Differential Electrical Characteristics LVDS


### **Over Recommended Operating Conditions**

Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V <sub>INP,</sub> V <sub>INM</sub>	Input Voltage		0		2.4	V
$V_{THD}$	Differential Input Threshold		+/-100	_	_	mV
		$100 \text{mV} \leq V_{THD}$	V <sub>THD</sub> /2	1.2	1.8	V
V <sub>CM</sub>	Input Common Mode Voltage	$200\text{mV} \leq V_{THD}$	V <sub>THD</sub> /2	1.2	1.9	V
		$350 \text{mV} \leq V_{THD}$	V <sub>THD</sub> /2	1.2	2.0	V
I <sub>IN</sub>	Input current	Power on	_	_	+/-10	μΑ
V <sub>OH</sub>	Output high voltage for V <sub>OP</sub> or V <sub>OM</sub>	R <sub>T</sub> = 100 Ohm	_	1.38	1.60	V
$V_{OL}$	Output low voltage for V <sub>OP</sub> or V <sub>OM</sub>	R <sub>T</sub> = 100 Ohm	0.9V	1.03	_	V
$V_{OD}$	Output voltage differential	$(V_{OP} - V_{OM}), R_T = 100 Ohm$	250	350	450	mV
ΔV <sub>OD</sub>	Change in V <sub>OD</sub> between high and low		_	_	50	mV
V <sub>OS</sub>	Output voltage offset	$(V_{OP} - V_{OM})/2$ , $R_T = 100 \text{ Ohm}$	1.125	1.25	1.375	V
ΔV <sub>OS</sub>	Change in V <sub>OS</sub> between H and L		_	_	50	mV
I <sub>OSD</sub>	Output short circuit current	V <sub>OD</sub> = 0V Driver outputs shorted	_		6	mA

## **LVDS Emulation**

MachXO devices can support LVDS outputs via emulation (LVDS25E), in addition to the LVDS support that is available on-chip on certain devices. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS Using External Resistors (LVDS25E)



Note: All resistors are ±1%.

The LVDS differential input buffers are available on certain devices in the MachXO family.



## sysCLOCK PLL Timing

## **Over Recommended Operating Conditions**


Parameter	Descriptions	Conditions	Min.	Max.	Units	
			25	420	MHz	
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)	Input Divider (M) = 1; Feedback Divider (N) <= 4 <sup>5, 6</sup>	18	25	MHz	
f <sub>OUT</sub>	Output Clock Frequency (CLKOP, CLKOS)		25	420	MHz	
f <sub>OUT2</sub>	K-Divider Output Frequency (CLKOK)		0.195	210	MHz	
f <sub>VCO</sub>	PLL VCO Frequency		420	840	MHz	
			25	_	MHz	
f <sub>PFD</sub>	Phase Detector Input Frequency	Input Divider (M) = 1; Feedback Divider (N) <= 4 <sup>5, 6</sup>	18	25	MHz	
AC Characte	eristics	•	•	•		
t <sub>DT</sub>	Output Clock Duty Cycle	Default duty cycle selected <sup>3</sup>	45	55	%	
t <sub>PH</sub> <sup>4</sup>	Output Phase Accuracy		_	0.05	UI	
+ 1	Output Clock Pariod litter	f <sub>OUT</sub> >= 100 MHz	_	+/-120	ps	
t <sub>OPJIT</sub> 1	Output Clock Period Jitter	f <sub>OUT</sub> < 100 MHz	_	0.02	UIPP	
t <sub>SK</sub>	Input Clock to Output Clock Skew	Divider ratio = integer	_	+/-200	ps	
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10% <sup>3</sup>	1	_	ns	
t <sub>LOCK</sub> <sup>2</sup>	PLL Lock-in Time		_	150	μs	
t <sub>PA</sub>	Programmable Delay Unit		100	450	ps	
	Input Clask Pariod litter	f <sub>OUT</sub> ≥ 100 MHz	_	+/-200	ps	
t <sub>IPJIT</sub>	Input Clock Period Jitter	f <sub>OUT</sub> < 100 MHz	_	0.02	UI	
t <sub>FBKDLY</sub>	External Feedback Delay		_	10	ns	
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5	_	ns	
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.5	_	ns	
t <sub>RST</sub>	RST Pulse Width		10	_	ns	

- 1. Jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock.
- 2. Output clock is valid after  $t_{\mbox{\scriptsize LOCK}}$  for PLL reset and dynamic delay adjustment.
- 3. Using LVDS output buffers.
- 4. CLKOS as compared to CLKOP output.
- 5. When using an input frequency less than 25 MHz the output frequency must be less than or equal to 4 times the input frequency.
- 6. The on-chip oscillator can be used to provide reference clock input to the PLL provided the output frequency restriction for clock inputs below 25 MHz are followed.

Rev. A 0.19



Figure 3-5. JTAG Port Timing Waveforms





## Power Supply and NC (Cont.)

Signal	132 csBGA¹	256 caBGA / 256 ftBGA <sup>1</sup>	324 ftBGA <sup>1</sup>
VCC	H3, P6, G12, C7	G7, G10, K7, K10	F14, G11, G9, H7, L7, M9
VCCIO0	LCMXO640: B11, C5 LCMXO1200/2280: C5	LCMXO640: F8, F7, F9, F10 LCMXO1200/2280: F8, F7	G8, G7
VCCIO1	LCMXO640: L12, E12 LCMXO1200/2280: B11	LCMXO640: H11, G11, K11, J11 LCMXO1200/2280: F9, F10	G12, G10
VCCIO2	LCMXO640: N2, M10 LCMXO1200/2280: E12	LCMXO640: L9, L10, L8, L7 LCMXO1200/2280: H11, G11	J12, H12
VCCIO3	LCMXO640: D2, K3 LCMXO1200/2280: L12	LCMXO640: K6, J6, H6, G6 LCMXO1200/2280: K11, J11	L12, K12
VCCIO4	LCMXO640: None LCMXO1200/2280: M10	LCMXO640: None LCMXO1200/2280: L9, L10	M12, M11
VCCIO5	LCMXO640: None LCMXO1200/2280: N2	LCMXO640: None LCMXO1200/2280: L8, L7	M8, R9
VCCIO6	LCMXO640: None LCMXO1200/2280: K3	LCMXO640: None LCMXO1200/2280: K6, J6	M7, K7
VCCIO7	LCMXO640: None LCMXO1200/2280: D2	LCMXO640: None LCMXO1200/2280: H6, G6	H6, J7
VCCAUX	P7, A7	T9, A8	M10, F9
GND <sup>2</sup>	F1, P9, J14, C9, A10, B4, L13, D13, P2, N11, E1, L2	A1, A16, F11, G8, G9, H7, H8, H9, H10, J7, J8, J9, J10, K8, K9, L6, T1, T16	E14, F16, H10, H11, H8, H9, J10, J11, J4, J8, J9, K10, K11, K17, K8, K9, L10, L11, L8, L9, N2, P14, P5, R7
NC <sup>3</sup>		LCMXO640: E4, E5, F5, F6, C3, C2, G4, G5, H4, H5, K5, K4, M5, M4, P2, P3, N5, N6, M7, M8, N10, N11, R15, R16, P15, P16, M11, L11, N12, N13, M13, M12, K12, J12, F12, F13, E12, E13, D13, D14, B15, A15, C14, B14, E11, E10, E7, E6, D4, D3, B3, B2 LCMXO1200: None LCMXO2280: None	_

Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
 All grounds must be electrically connected at the board level. For fpBGA and ftBGA packages, the total number of GND balls is less than the actual number of GND logic connections from the die to the common package GND plane.
 NC pins should not be connected to any active signals, VCC or GND.



## LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP (Cont.)

		L	CMXO1200			L	.CMXO2280	
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
42	PB9A	4		Т	PB12A	4		Т
43	PB9B	4		С	PB12B	4		С
44	VCCIO4	4			VCCIO4	4		
45	PB10A	4		Т	PB13A	4		Т
46	PB10B	4		С	PB13B	4		С
47***	SLEEPN	-	SLEEPN		SLEEPN	-	SLEEPN	
48	PB11A	4		Т	PB16A	4		Т
49	PB11B	4		С	PB16B	4		С
50**	GNDIO3 GNDIO4	-			GNDIO3 GNDIO4	-		
51	PR16B	3			PR19B	3		
52	PR15B	3		C*	PR18B	3		C*
53	PR15A	3		T*	PR18A	3		T*
54	PR14B	3		C*	PR17B	3		C*
55	PR14A	3		T*	PR17A	3		T*
56	VCCIO3	3			VCCIO3	3		
57	PR12B	3		C*	PR15B	3		C*
58	PR12A	3		T*	PR15A	3		T*
59	GND	-			GND	-		
60	PR10B	3		C*	PR13B	3		C*
61	PR10A	3		T*	PR13A	3		T*
62	PR9B	3		C*	PR11B	3		C*
63	PR9A	3		T*	PR11A	3		T*
64	PR8B	2		C*	PR10B	2		C*
65	PR8A	2		T*	PR10A	2		T*
66	VCC	-			VCC	-		
67	PR6C	2			PR8C	2		
68	PR6B	2		C*	PR8B	2		C*
69	PR6A	2		T*	PR8A	2		T*
70	VCCIO2	2			VCCIO2	2		
71	PR4D	2			PR5D	2		
72	PR4B	2		C*	PR5B	2		C*
73	PR4A	2		T*	PR5A	2		T*
74	PR2B	2		С	PR3B	2		C*
75	PR2A	2		Т	PR3A	2		T*
76**	GNDIO1 GNDIO2	-			GNDIO1 GNDIO2	-		
77	PT11C	1			PT15C	1		
78	PT11B	1		С	PT14B	1		С
79	PT11A	1		Т	PT14A	1		Т
80	VCCIO1	1			VCCIO1	1		
81	PT9E	1			PT12D	1		С



## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 132 csBGA (Cont.)

			LCMX	(O640				LC	MXO1200		LCMXO2280				
MO	Rall #		Rank		Differential	Rall #		Bank		Differential	Rall #		Bank		Differential
NO				Tunction					runction					runction	
PIO   PBFF   2															
NTI   GNDIOC   2															
PHI															
MIT   PBBD   2					Т					Т					Т
P12															
P13										-					-
NI2"   SLEEPN   -   SLEEPN   NI2"   SLEEPN   -   SLEEPN										Т					Т
P14				SLEEPN	-				SLEEPN					SLEEPN	
M14	P14		2			P14	PB11D	4		С	P14		4		С
M14	N14	PR11D			С	N14	PR16B	3		С	N14		3		С
N13															
M12															
Mil															
L14															
L13   GNDIO1   1															
K14															
Kii3    PR8C					С					C*					C*
K12															
113							PR11B								
112   PR7C   1															
H14															
H13					С										
H12															
G13															
G14										C*					
G12															
F13															
F13	F14	PR5D	1		С	F14	PR6C	2			F14	PR8C	2		
F12         PR4D         1         C         F12         PR6A         2         T*         F12         PR8A         2         T*           E13         PR4C         1         T         E13         PR5B         2         C*         E13         PR7B         2         C*           E14         PR4B         1         E14         PR5A         2         T*         E14         PR7A         2         T*           D13         GNDIO1         1         D13         GNDIO2         2         D13         GNDIO2         2           D14         PR3D         1         C         D14         PR4B         2         C*         D14         PR5B         2         C*           D12         PR3C         1         T         D12         PR4A         2         T*         D12         PR5A         2         T*           C14         PR2D         1         C         C14         PR3D         2         C         C14         PR4D         2         C*           B14         PR2C         1         T         B14         PR2B         2         C         C         B14         PR3B         2         C* <td>F13</td> <td>PR5C</td> <td>1</td> <td></td> <td></td> <td>F13</td> <td>PR6B</td> <td>2</td> <td></td> <td>C*</td> <td>F13</td> <td></td> <td>2</td> <td></td> <td>C*</td>	F13	PR5C	1			F13	PR6B	2		C*	F13		2		C*
E13         PR4C         1         T         E13         PR5B         2         C°         E13         PR7B         2         C°           E14         PR4B         1         E14         PR5A         2         T°         E14         PR7A         2         T°           D13         GNDIO1         1         D13         GNDIO2         2         D13         GNDIO2         2           D14         PR3D         1         C         D14         PR4B         2         C°         D14         PR5B         2         C°           D12         PR3C         1         T         D12         PR4A         2         T°         D12         PR5A         2         T°           C14         PR2D         1         C         C14         PR3D         2         C         C14         PR4D         2         C°           B14         PR2D         1         C         C14         PR3D         2         C         C14         PR4D         2         C°           C13         PR2C         1         T         B14         PR2B         2         C         C         B14         PR3B         2         C° <td></td>															
E14         PR4B         1         E14         PR5A         2         T*         E14         PR7A         2         T*           D13         GNDIO1         1         D13         GNDIO2         2         D13         GNDIO2         2           D14         PR3D         1         C         D14         PR4B         2         C*         D14         PR5B         2         C*           D12         PR3C         1         T         D12         PR4A         2         T*         D12         PR5A         2         T*           C14         PR2D         1         C         C14         PR3D         2         C         C14         PR4D         2         C*           C13         PR2D         1         C         C14         PR3D         2         C         B14         PR4D         2         C           B14         PR2C         1         T         B14         PR2B         2         C         B14         PR3B         2         C*           C13         PR2B         1         C         C13         PR3C         2         T         C13         PR4C         2         T	E13	PR4C				E13				C*	E13				C*
D13         GNDIO1         1         D13         GNDIO2         2         D14         PR3D         2         C*         D14         PR5B         2         C*         D14         PR5B         2         C*         C*         C*         C*         D14         PR5B         2         C*         T*         C*         C*         T*         T*         D*         C*										T*	E14				T*
D12         PR3C         1         T         D12         PR4A         2         T*         D12         PR5A         2         T*           C14         PR2D         1         C         C14         PR3D         2         C         C14         PR4D         2         C           B14         PR2C         1         T         B14         PR2B         2         C         B14         PR3B         2         C*           C13         PR2B         1         C         C13         PR3C         2         T         C13         PR4C         2         T           A14         PR2A         1         T         A14         PR3A         2         T*         C13         PR4C         2         T           A14         PR2A         1         T         A14         PR3C         2         T         T         A14         PR3A         2         T*           A13         PT9F         0         C         C         A13         PT1D         1         C         A12         PT16B         1         C           A12         PT9E         0         T         A12         PT1B         1         T<						D13					D13				
D12         PR3C         1         T         D12         PR4A         2         T*         D12         PR5A         2         T*           C14         PR2D         1         C         C14         PR3D         2         C         C14         PR4D         2         C           B14         PR2C         1         T         B14         PR2B         2         C         B14         PR3B         2         C*           C13         PR2B         1         C         C13         PR3C         2         T         C13         PR4C         2         T           A14         PR2A         1         T         A14         PR3A         2         T*         C13         PR4C         2         T           A14         PR2A         1         T         A14         PR3C         2         T         T         A14         PR3A         2         T*           A13         PT9F         0         C         C         A13         PT1D         1         C         A12         PT16B         1         C           A12         PT9E         0         T         A12         PT1B         1         T<					С					C*					C*
C14         PR2D         1         C         C14         PR3D         2         C         C14         PR4D         2         C           B14         PR2C         1         T         B14         PR2B         2         C         B14         PR3B         2         C*           C13         PR2B         1         C         C13         PR3C         2         T         C13         PR4C         2         T           A14         PR2A         1         T         A14         PR2A         2         T         A14         PR3A         2         T*           A13         PT9F         0         C         A13         PT1D         1         C         A13         PT16D         1         C           A12         PT9E         0         T         A12         PT11B         1         C         A12         PT16B         1         C           B13         PT9D         0         C         B13         PT11C         1         T         B13         PT16C         1         T           B12         PT9B         0         C         C12         PT11A         1         T         C12 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>															
B14         PR2C         1         T         B14         PR2B         2         C         B14         PR3B         2         C*           C13         PR2B         1         C         C13         PR3C         2         T         C13         PR4C         2         T           A14         PR2A         1         T         A14         PR2A         2         T         A14         PR3A         2         T*           A13         PT9F         0         C         A13         PT1D         1         C         A13         PT16D         1         C           A12         PT9E         0         T         A12         PT11B         1         C         A12         PT16B         1         C           B13         PT9D         0         C         B13         PT11C         1         T         B13         PT16C         1         T           B12         PT9C         0         T         B12         PT10F         1         B12         PT15D         1           C12         PT9B         0         C         C12         PT11A         1         T         C12         PT16A         1	C14		1		С	C14	PR3D	2		С	C14		2		С
A14         PR2A         1         T         A14         PR2A         2         T         A14         PR3A         2         T*           A13         PT9F         0         C         A13         PT11D         1         C         A13         PT16D         1         C           A12         PT9E         0         T         A12         PT11B         1         C         A12         PT16B         1         C           B13         PT9D         0         C         B13         PT11C         1         T         B13         PT16C         1         T           B12         PT9C         0         T         B12         PT10F         1         B12         PT15D         1           C12         PT9B         0         C         C12         PT11A         1         T         C12         PT16A         1         T           A11         PT9A         0         T         A11         PT10D         1         C         A11         PT14B         1         T           A10         GNDIO0         0         A10         GNDIO1         1         A10         GNDIO1         1         A10         G	B14	PR2C	1		Т	B14	PR2B	2		С	B14	PR3B	2		C*
A13         PT9F         0         C         A13         PT11D         1         C         A13         PT16D         1         C           A12         PT9E         0         T         A12         PT11B         1         C         A12         PT16B         1         C           B13         PT9D         0         C         B13         PT11C         1         T         B13         PT16C         1         T           B12         PT9C         0         T         B12         PT10F         1         B12         PT15D         1           C12         PT9B         0         C         C12         PT11A         1         T         C12         PT16A         1         T           A11         PT9A         0         T         A11         PT10D         1         C         A11         PT14B         1         T           C11         PT8C         0         C         C11         PT10C         1         T         C11         PT14A         1         T           A10         GNDIO0         0         A10         GNDIO1         1         A10         GNDIO1         1	C13	PR2B	1		С	C13	PR3C	2		Т	C13	PR4C	2		Т
A12         PT9E         0         T         A12         PT11B         1         C         A12         PT16B         1         C           B13         PT9D         0         C         B13         PT11C         1         T         B13         PT16C         1         T           B12         PT9C         0         T         B12         PT10F         1         B12         PT15D         1           C12         PT9B         0         C         C12         PT11A         1         T         C12         PT16A         1         T           A11         PT9A         0         T         A11         PT10D         1         C         A11         PT14B         1         C           C11         PT8C         0         C11         PT10C         1         T         C11         PT14A         1         T           A10         GNDIO0         0         A10         GNDIO1         1         A10         GNDIO1         1															
A12         PT9E         0         T         A12         PT11B         1         C         A12         PT16B         1         C           B13         PT9D         0         C         B13         PT11C         1         T         B13         PT16C         1         T           B12         PT9C         0         T         B12         PT10F         1         B12         PT15D         1           C12         PT9B         0         C         C12         PT11A         1         T         C12         PT16A         1         T           A11         PT9A         0         T         A11         PT10D         1         C         A11         PT14B         1         C           C11         PT8C         0         C11         PT10C         1         T         C11         PT14A         1         T           A10         GNDIO0         0         A10         GNDIO1         1         A10         GNDIO1         1	A13	PT9F	0		С	A13	PT11D	1		С	A13	PT16D	1		С
B13         PT9D         0         C         B13         PT11C         1         T         B13         PT16C         1         T           B12         PT9C         0         T         B12         PT10F         1         B12         PT15D         1           C12         PT9B         0         C         C12         PT11A         1         T         C12         PT16A         1         T           A11         PT9A         0         T         A11         PT10D         1         C         A11         PT14B         1         C           C11         PT8C         0         C11         PT10C         1         T         C11         PT14A         1         T           A10         GNDIO0         0         A10         GNDIO1         1         A10         GNDIO1         1		PT9E	0			A12		1			A12		1		С
B12         PT9C         0         T         B12         PT10F         1         B12         PT15D         1           C12         PT9B         0         C         C12         PT11A         1         T         C12         PT16A         1         T           A11         PT9A         0         T         A11         PT10D         1         C         A11         PT14B         1         C           C11         PT8C         0         C11         PT10C         1         T         C11         PT14A         1         T           A10         GNDIO0         0         A10         GNDIO1         1         A10         GNDIO1         1															
C12         PT9B         0         C         C12         PT11A         1         T         C12         PT16A         1         T           A11         PT9A         0         T         A11         PT10D         1         C         A11         PT14B         1         C           C11         PT8C         0         C11         PT10C         1         T         C11         PT14A         1         T           A10         GNDIO0         0         A10         GNDIO1         1         A10         GNDIO1         1	B12	PT9C	0			B12	PT10F	1			B12		1		
A11         PT9A         0         T         A11         PT10D         1         C         A11         PT14B         1         C           C11         PT8C         0         C11         PT10C         1         T         C11         PT14A         1         T           A10         GNDIO0         0         A10         GNDIO1         1         A10         GNDIO1         1	C12	PT9B	0			C12	PT11A			Т	C12				Т
C11         PT8C         0         C11         PT10C         1         T         C11         PT14A         1         T           A10         GNDIO0         0         A10         GNDIO1         1         A10         GNDIO1         1							PT10D								
A10 GNDIO0 0 A10 GNDIO1 1 A10 GNDIO1 1	C11	PT8C	0			C11	PT10C	1			C11	PT14A	1		Т
					С					С					С
C10 PT7E 0 T C10 PT9E 1 T C10 PT12E 1 T	C10	PT7E	0			C10	PT9E	1		Т	C10	PT12E	1		Т



## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

	LCMXO640					LCMXO1200				LCMXO2280				
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
-	-				VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
-	-				GND	GNDIO4	4			GND	GNDIO4	4		
M10	PB6A	2		Т	M10	PB7E	4		Т	M10	PB10A	4		Т
R9	PB6C	2		Т	R9	PB8A	4		Т	R9	PB11C	4		Т
R10	PB6D	2		С	R10	PB8B	4		С	R10	PB11D	4		С
T10	PB7C	2		Т	T10	PB8C	4		Т	T10	PB12A	4		Т
T11	PB7D	2		С	T11	PB8D	4		С	T11	PB12B	4		С
N10	NC				N10	PB8E	4		Т	N10	PB12C	4		Т
N11	NC				N11	PB8F	4		С	N11	PB12D	4		С
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
R11	PB7E	2		Т	R11	PB9A	4		Т	R11	PB13A	4		Т
R12	PB7F	2		С	R12	PB9B	4		С	R12	PB13B	4		С
P11	PB8A	2		T	P11	PB9C	4		Т	P11	PB13C	4		T
P12	PB8B	2		С	P12	PB9D	4		С	P12	PB13D	4		С
T13	PB8C	2		T	T13	PB9E	4		Т	T13	PB14A	4		Т
T12	PB8D	2		С	T12	PB9F	4		С	T12	PB14B	4		С
R13	PB9A	2		Т	R13	PB10A	4		Т	R13	PB14C	4		Т
R14	PB9B	2		С	R14	PB10B	4		С	R14	PB14D	4		С
GND	GND	-			GND	GND	-			GND	GND	-		
T14	PB9C	2		Т	T14	PB10C	4		Т	T14	PB15A	4		Т
T15	PB9D	2		С	T15	PB10D	4		С	T15	PB15B	4		С
P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB10F	4			P14	PB15D	4		
R15	NC				R15	PB11A	4		Т	R15	PB16A	4		Т
R16	NC				R16	PB11B	4		С	R16	PB16B	4		С
P15	NC				P15	PB11C	4		Т	P15	PB16C	4		T
P16	NC				P16	PB11D	4		С	P16	PB16D	4		С
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
M11	NC				M11	PR16B	3		С	M11	PR20B	3		С
L11	NC				L11	PR16A	3		Т	L11	PR20A	3		Т
N12	NC				N12	PR15B	3		C*	N12	PR18B	3		C*
N13	NC				N13	PR15A	3		T*	N13	PR18A	3		T*
M13	NC				M13	PR14D	3		С	M13	PR17D	3		С
M12	NC				M12	PR14C	3		Т	M12	PR17C	3		Т
N14	PR11D	1		С	N14	PR14B	3		C*	N14	PR17B	3		C*
N15	PR11C	1		Т	N15	PR14A	3		T*	N15	PR17A	3		T*
L13	PR11B	1		С	L13	PR13D	3		С	L13	PR16D	3		С
L12	PR11A	1		Т	L12	PR13C	3		T	L12	PR16C	3		T
M14	PR10B	1		С	M14	PR13B	3		C*	M14	PR16B	3		C*
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
L14	PR10A	1		Т	L14	PR13A	3		T*	L14	PR16A	3		T*
N16	PR10D	1		С	N16	PR12D	3		С	N16	PR15D	3		С
M16	PR10C	1		Т	M16	PR12C	3		Т	M16	PR15C	3		Т
M15	PR9D	1		С	M15	PR12B	3		C*	M15	PR15B	3		C*
L15	PR9C	1		Т	L15	PR12A	3		T*	L15	PR15A	3		T*
L16	PR9B	1		С	L16	PR11D	3		С	L16	PR14D	3		С
K16	PR9A	1		Т	K16	PR11C	3		Т	K16	PR14C	3		Т
K13	PR8D	1		С	K13	PR11B	3		C*	K13	PR14B	3		C*



## LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

	LCMXO2280				
Ball Number	Ball Function	Bank	Dual Function	Differential	
GND	GNDIO3	3			
VCCIO3	VCCIO3	3			
P15	PR20B	3		С	
N14	PR20A	3		Т	
N15	PR19B	3		С	
M13	PR19A	3		Т	
R15	PR18B	3		C*	
T16	PR18A	3		T*	
N16	PR17D	3		С	
M14	PR17C	3		Т	
U17	PR17B	3		C*	
VCC	VCC	-			
U18	PR17A	3		T*	
R17	PR16D	3		С	
R16	PR16C	3		Т	
P16	PR16B	3		C*	
VCCIO3	VCCIO3	3			
GND	GNDIO3	3			
P17	PR16A	3		T*	
L13	PR15D	3		С	
M15	PR15C	3		Т	
T17	PR15B	3		C*	
T18	PR15A	3		T*	
L14	PR14D	3		С	
L15	PR14C	3		Т	
R18	PR14B	3		C*	
P18	PR14A	3		T*	
GND	GND	-			
K15	PR13D	3		С	
K13	PR13C	3		T	
N17	PR13B	3		C*	
N18	PR13A	3		T*	
K16	PR12D	3		С	
K14	PR12C	3		T	
M16	PR12B	3		C*	
L16	PR12A	3		T*	
GND	GNDIO3	3			
VCCIO3	VCCIO3	3			
J16	PR11D	3		С	
J14	PR11C	3		Т	
M17	PR11B	3		C*	
L17	PR11A	3		T*	
J15	PR10D	2		С	



## **Conventional Packaging**

## Commercial

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256C-3T100C	256	1.8V/2.5V/3.3V	78	-3	TQFP	100	COM
LCMXO256C-4T100C	256	1.8V/2.5V/3.3V	78	-4	TQFP	100	COM
LCMXO256C-5T100C	256	1.8V/2.5V/3.3V	78	-5	TQFP	100	COM
LCMXO256C-3M100C	256	1.8V/2.5V/3.3V	78	-3	csBGA	100	COM
LCMXO256C-4M100C	256	1.8V/2.5V/3.3V	78	-4	csBGA	100	COM
LCMXO256C-5M100C	256	1.8V/2.5V/3.3V	78	-5	csBGA	100	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640C-3T100C	640	1.8V/2.5V/3.3V	74	-3	TQFP	100	COM
LCMXO640C-4T100C	640	1.8V/2.5V/3.3V	74	-4	TQFP	100	COM
LCMXO640C-5T100C	640	1.8V/2.5V/3.3V	74	-5	TQFP	100	COM
LCMXO640C-3M100C	640	1.8V/2.5V/3.3V	74	-3	csBGA	100	COM
LCMXO640C-4M100C	640	1.8V/2.5V/3.3V	74	-4	csBGA	100	COM
LCMXO640C-5M100C	640	1.8V/2.5V/3.3V	74	-5	csBGA	100	COM
LCMXO640C-3T144C	640	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO640C-4T144C	640	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO640C-5T144C	640	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO640C-3M132C	640	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO640C-4M132C	640	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO640C-5M132C	640	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO640C-3B256C	640	1.8V/2.5V/3.3V	159	-3	caBGA	256	COM
LCMXO640C-4B256C	640	1.8V/2.5V/3.3V	159	-4	caBGA	256	COM
LCMXO640C-5B256C	640	1.8V/2.5V/3.3V	159	-5	caBGA	256	COM
LCMXO640C-3FT256C	640	1.8V/2.5V/3.3V	159	-3	ftBGA	256	COM
LCMXO640C-4FT256C	640	1.8V/2.5V/3.3V	159	-4	ftBGA	256	COM
LCMXO640C-5FT256C	640	1.8V/2.5V/3.3V	159	-5	ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3T100C	1200	1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
LCMXO1200C-4T100C	1200	1.8V/2.5V/3.3V	73	-4	TQFP	100	COM
LCMXO1200C-5T100C	1200	1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
LCMXO1200C-3T144C	1200	1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
LCMXO1200C-4T144C	1200	1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
LCMXO1200C-5T144C	1200	1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
LCMXO1200C-3M132C	1200	1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
LCMXO1200C-4M132C	1200	1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
LCMXO1200C-5M132C	1200	1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
LCMXO1200C-3B256C	1200	1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
LCMXO1200C-4B256C	1200	1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
LCMXO1200C-5B256C	1200	1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
LCMXO1200C-3FT256C	1200	1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
LCMXO1200C-4FT256C	1200	1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
LCMXO1200C-5FT256C	1200	1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM



Date	Version	Section	Change Summary
April 2006 (cont.)	02.0 (cont.)	Architecture (cont.)	"Top View of the MachXO1200 Device" figure updated.
			"Top View of the MachXO640 Device" figure updated.
			"Top View of the MachXO256 Device" figure updated.
			"Slice Diagram" figure updated.
			Slice Signal Descriptions table updated.
			Routing section updated.
			sysCLOCK Phase Lockecd Loops (PLLs) section updated.
			PLL Diagram updated.
			PLL Signal Descriptions table updated.
			sysMEM Memory section has been updated.
			PIO Groups section has been updated.
			PIO section has been updated.
			MachXO PIO Block Diagram updated.
			Supported Input Standards table updated.
			MachXO Configuration and Programming diagram updated.
		DC and Switching Characteristics	Recommended Operating Conditions table - footnotes updated.
			MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.
			Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.
			DC Electrical Characteristics, footnotes have been updated.
			Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.
			Supply Current (Standby) table and associated footnotes updated.
			Intialization Supply Current table and footnotes updated.
			Programming and Erase Flash Supply Current table and associated footnotes have been updatd.
			Register-to-Register Performance table updated (rev. A 0.19).
			MachXO External Switching Characteristics updated (rev. A 0.19).
			MachXO Internal Timing Parameters updated (rev. A 0.19).
			MachXO Family Timing Adders updated (rev. A 0.19).
			sysCLOCK Timing updated (rev. A 0.19).
			MachXO "C" Sleep Mode Timing updated (A 0.19).
			JTAG Port Timing Specification updated (rev. A 0.19).
			Test Fixture Required Components table updated.
		Pinout Information	Signal Descriptions have been updated.
			Pin Information Summary has been updated. Footnote has been added.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connections have been updated (PCLKTx_x> PCLKx_x)
		Ordering Information	Removed "4W" references.
			Added 256-ftBGA Ordering Part Numbers for MachXO640.
May 2006	02.1	Pinout Information	Removed [LOC][0]_PLL_RST from Signal Description table.
			PCLK footnote has been added to all appropriate pins.
August 2006	02.2	Multiple	Removed 256 fpBGA information for MachXO640.