Welcome to [E-XFL.COM](#)**Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

**Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

**Details**

Product Status	Obsolete
Number of LABs/CLBs	285
Number of Logic Elements/Cells	2280
Total RAM Bits	28262
Number of I/O	101
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	132-LFBGA, CSPBGA
Supplier Device Package	132-CSPBGA (8x8)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2280e-3m132c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2280e-3m132c</a>

June 2013

Data Sheet DS1002

### Features

- **Non-volatile, Infinitely Reconfigurable**
  - Instant-on – powers up in microseconds
  - Single chip, no external configuration memory required
  - Excellent design security, no bit stream to intercept
  - Reconfigure SRAM based logic in milliseconds
  - SRAM and non-volatile memory programmable through JTAG port
  - Supports background programming of non-volatile memory
- **Sleep Mode**
  - Allows up to 100x static current reduction
- **TransFR™ Reconfiguration (TFR)**
  - In-field logic update while system operates
- **High I/O to Logic Density**
  - 256 to 2280 LUT4s
  - 73 to 271 I/Os with extensive package options
  - Density migration supported
  - Lead free/RoHS compliant packaging
- **Embedded and Distributed Memory**
  - Up to 27.6 Kbits sysMEM™ Embedded Block RAM
  - Up to 7.7 Kbits distributed RAM
  - Dedicated FIFO control logic

**Table 1-1. MachXO Family Selection Guide**

Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V <sub>CC</sub> Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
<b>Packages</b>				
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at [www.latticesemi.com/legal](http://www.latticesemi.com/legal). All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

### Architecture Overview

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.

The MachXO registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

### Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

**Table 2-2. Slice Modes**

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

**Logic Mode:** In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

**Ripple Mode:** Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

**RAM Mode:** In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

**Table 2-3. Number of Slices Required For Implementing Distributed RAM**

	SPR16x2	DPR16x2
Number of Slices	1	2

Note: SPR = Single Port RAM, DPR = Dual Port RAM

### Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

### RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.


### Memory Cascading

Larger and deeper blocks of RAMs can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

### Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2-12 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.

**Figure 2-12. sysMEM Memory Primitives**



**Table 2-10. Supported Output Standards**

Output Standard	Drive	$V_{CCIO}$ (Typ.)
<b>Single-ended Interfaces</b>		
LV TTL	4mA, 8mA, 12mA, 16mA	3.3
LVC MOS33	4mA, 8mA, 12mA, 14mA	3.3
LVC MOS25	4mA, 8mA, 12mA, 14mA	2.5
LVC MOS18	4mA, 8mA, 12mA, 14mA	1.8
LVC MOS15	4mA, 8mA	1.5
LVC MOS12	2mA, 6mA	1.2
LVC MOS33, Open Drain	4mA, 8mA, 12mA, 14mA	—
LVC MOS25, Open Drain	4mA, 8mA, 12mA, 14mA	—
LVC MOS18, Open Drain	4mA, 8mA, 12mA, 14mA	—
LVC MOS15, Open Drain	4mA, 8mA	—
LVC MOS12, Open Drain	2mA, 6mA	—
PCI33 <sup>3</sup>	N/A	3.3
<b>Differential Interfaces</b>		
LVDS <sup>1,2</sup>	N/A	2.5
BLVDS, RS DS <sup>2</sup>	N/A	2.5
LVPECL <sup>2</sup>	N/A	3.3

1. MachXO1200 and MachXO2280 devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.

3. Top Banks of MachXO1200 and MachXO2280 devices only.

## sysIO Buffer Banks

The number of Banks vary between the devices of this family. Eight Banks surround the two larger devices, the MachXO1200 and MachXO2280 (two Banks per side). The MachXO640 has four Banks (one Bank per side). The smallest member of this family, the MachXO256, has only two Banks.

Each sysIO buffer Bank is capable of supporting multiple I/O standards. Each Bank has its own I/O supply voltage ( $V_{CCIO}$ ) which allows it to be completely independent from the other Banks. Figure 2-18, Figure 2-18, Figure 2-20 and Figure 2-21 shows the sysIO Banks and their associated supplies for all devices.

## Device Configuration

All MachXO devices contain a test access port that can be used for device configuration and programming.

The non-volatile memory in the MachXO can be configured in two different modes:

- In IEEE 1532 mode via the IEEE 1149.1 port. In this mode, the device is off-line and I/Os are controlled by BSCAN registers.
- In background mode via the IEEE 1149.1 port. This allows the device to remain operational in user mode while reprogramming takes place.

The SRAM configuration memory can be configured in three different ways:

- At power-up via the on-chip non-volatile memory.
- After a refresh command is issued via the IEEE 1149.1 port.
- In IEEE 1532 mode via the IEEE 1149.1 port.

Figure 2-22 provides a pictorial representation of the different programming modes available in the MachXO devices. On power-up, the SRAM is ready to be configured with IEEE 1149.1 serial TAP port using IEEE 1532 protocols.

### Leave Alone I/O

When using IEEE 1532 mode for non-volatile memory programming, SRAM configuration, or issuing a refresh command, users may specify I/Os as high, low, tristated or held at current value. This provides excellent flexibility for implementing systems where reconfiguration or reprogramming occurs on-the-fly.

### **TransFR (Transparent Field Reconfiguration)**

TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. See TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#) for details.

### Security

The MachXO devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile memory spaces. Once set, the only way to clear the security bits is to erase the memory space.

For more information on device configuration, please see details of additional technical documentation at the end of this data sheet.

## Supply Current (Sleep Mode)<sup>1,2</sup>

Symbol	Parameter	Device	Typ. <sup>3</sup>	Max.	Units
$I_{CC}$	Core Power Supply	LCMxo256C	12	25	$\mu A$
		LCMxo640C	12	25	$\mu A$
		LCMxo1200C	12	25	$\mu A$
		LCMxo2280C	12	25	$\mu A$
$I_{CCAUX}$	Auxiliary Power Supply	LCMxo256C	1	15	$\mu A$
		LCMxo640C	1	25	$\mu A$
		LCMxo1200C	1	45	$\mu A$
		LCMxo2280C	1	85	$\mu A$
$I_{CCIO}$	Bank Power Supply <sup>4</sup>	All LCMxo 'C' Devices	2	30	$\mu A$

1. Assumes all inputs are configured as LVCMOS and held at the VCCIO or GND.

2. Frequency = 0MHz.

3.  $T_A = 25^\circ C$ , power supplies at nominal voltage.

4. Per Bank.

## Supply Current (Standby)<sup>1, 2, 3, 4</sup>

### Over Recommended Operating Conditions

Symbol	Parameter	Device	Typ. <sup>5</sup>	Units
$I_{CC}$	Core Power Supply	LCMxo256C	7	mA
		LCMxo640C	9	mA
		LCMxo1200C	14	mA
		LCMxo2280C	20	mA
		LCMxo256E	4	mA
		LCMxo640E	6	mA
		LCMxo1200E	10	mA
		LCMxo2280E	12	mA
$I_{CCAUX}$	Auxiliary Power Supply $V_{CCAUX} = 3.3V$	LCMxo256E/C	5	mA
		LCMxo640E/C	7	mA
		LCMxo1200E/C	12	mA
		LCMxo2280E/C	13	mA
$I_{CCIO}$	Bank Power Supply <sup>6</sup>	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at  $V_{CCIO}$  or GND.

3. Frequency = 0MHz.

4. User pattern = blank.

5.  $T_J = 25^\circ C$ , power supplies at nominal voltage.

6. Per Bank.  $V_{CCIO} = 2.5V$ . Does not include pull-up/pull-down.

## Initialization Supply Current<sup>1, 2, 3, 4</sup>

**Over Recommended Operating Conditions**

Symbol	Parameter	Device	Typ. <sup>5</sup>	Units
I <sub>CC</sub>	Core Power Supply	LCMxo256C	13	mA
		LCMxo640C	17	mA
		LCMxo1200C	21	mA
		LCMxo2280C	23	mA
		LCMxo256E	10	mA
		LCMxo640E	14	mA
		LCMxo1200E	18	mA
		LCMxo2280E	20	mA
I <sub>CCAUX</sub>	Auxiliary Power Supply V <sub>CCAUX</sub> = 3.3V	LCMxo256C/E	10	mA
		LCMxo640E/C	13	mA
		LCMxo1200E/C	24	mA
		LCMxo2280E/C	25	mA
I <sub>CCIO</sub>	Bank Power Supply <sup>6</sup>	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all I/O pins are held at V<sub>CCIO</sub> or GND.
3. Frequency = 0MHz.
4. Typical user pattern.
5. T<sub>J</sub> = 25°C, power supplies at nominal voltage.
6. Per Bank, V<sub>CCIO</sub> = 2.5V. Does not include pull-up/pull-down.

## Programming and Erase Flash Supply Current<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. <sup>5</sup>	Units
I <sub>CC</sub>	Core Power Supply	LCMxo256C	9	mA
		LCMxo640C	11	mA
		LCMxo1200C	16	mA
		LCMxo2280C	22	mA
		LCMxo256E	6	mA
		LCMxo640E	8	mA
		LCMxo1200E	12	mA
		LCMxo2280E	14	mA
I <sub>CCAUX</sub>	Auxiliary Power Supply V <sub>CCAUX</sub> = 3.3V	LCMxo256C/E	8	mA
		LCMxo640C/E	10	mA
		LCMxo1200/E	15	mA
		LCMxo2280C/E	16	mA
I <sub>CCIO</sub>	Bank Power Supply <sup>6</sup>	All devices	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all I/O pins are held at V<sub>CCIO</sub> or GND.
3. Typical user pattern.
4. JTAG programming is at 25MHz.
5. T<sub>J</sub> = 25°C, power supplies at nominal voltage.
6. Per Bank. V<sub>CCIO</sub> = 2.5V. Does not include pull-up/pull-down.

## MachXO Internal Timing Parameters<sup>1</sup>

Over Recommended Operating Conditions

Parameter	Description	-5		-4		-3		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>PFU/PFF Logic Mode Timing</b>								
t <sub>LUT4_PFU</sub>	LUT4 delay (A to D inputs to F output)	—	0.28	—	0.34	—	0.39	ns
t <sub>LUT6_PFU</sub>	LUT6 delay (A to D inputs to OFX output)	—	0.44	—	0.53	—	0.62	ns
t <sub>LSR_PFU</sub>	Set/Reset to output of PFU	—	0.90	—	1.08	—	1.26	ns
t <sub>SUM_PFU</sub>	Clock to Mux (M0,M1) input setup time	0.10	—	0.13	—	0.15	—	ns
t <sub>HM_PFU</sub>	Clock to Mux (M0,M1) input hold time	-0.05	—	-0.06	—	-0.07	—	ns
t <sub>SUD_PFU</sub>	Clock to D input setup time	0.13	—	0.16	—	0.18	—	ns
t <sub>HD_PFU</sub>	Clock to D input hold time	-0.03	—	-0.03	—	-0.04	—	ns
t <sub>CK2Q_PFU</sub>	Clock to Q delay, D-type register configuration	—	0.40	—	0.48	—	0.56	ns
t <sub>LE2Q_PFU</sub>	Clock to Q delay latch configuration	—	0.53	—	0.64	—	0.74	ns
t <sub>LD2Q_PFU</sub>	D to Q throughput delay when latch is enabled	—	0.55	—	0.66	—	0.77	ns
<b>PFU Dual Port Memory Mode Timing</b>								
t <sub>CORAM_PFU</sub>	Clock to Output	—	0.40	—	0.48	—	0.56	ns
t <sub>SUDATA_PFU</sub>	Data Setup Time	-0.18	—	-0.22	—	-0.25	—	ns
t <sub>HDATA_PFU</sub>	Data Hold Time	0.28	—	0.34	—	0.39	—	ns
t <sub>SUADDR_PFU</sub>	Address Setup Time	-0.46	—	-0.56	—	-0.65	—	ns
t <sub>HADDR_PFU</sub>	Address Hold Time	0.71	—	0.85	—	0.99	—	ns
t <sub>SUWREN_PFU</sub>	Write/Read Enable Setup Time	-0.22	—	-0.26	—	-0.30	—	ns
t <sub>HWREN_PFU</sub>	Write/Read Enable Hold Time	0.33	—	0.40	—	0.47	—	ns
<b>PIO Input/Output Buffer Timing</b>								
t <sub>IN_PIO</sub>	Input Buffer Delay	—	0.75	—	0.90	—	1.06	ns
t <sub>OUT_PIO</sub>	Output Buffer Delay	—	1.29	—	1.54	—	1.80	ns
<b>EBR Timing (1200 and 2280 Devices Only)</b>								
t <sub>CO_EBR</sub>	Clock to output from Address or Data with no output register	—	2.24	—	2.69	—	3.14	ns
t <sub>COO_EBR</sub>	Clock to output from EBR output Register	—	0.54	—	0.64	—	0.75	ns
t <sub>SUDATA_EBR</sub>	Setup Data to EBR Memory	-0.26	—	-0.31	—	-0.37	—	ns
t <sub>HDATA_EBR</sub>	Hold Data to EBR Memory	0.41	—	0.49	—	0.57	—	ns
t <sub>SUADDR_EBR</sub>	Setup Address to EBR Memory	-0.26	—	-0.31	—	-0.37	—	ns
t <sub>HADDR_EBR</sub>	Hold Address to EBR Memory	0.41	—	0.49	—	0.57	—	ns
t <sub>SUWREN_EBR</sub>	Setup Write/Read Enable to EBR Memory	-0.17	—	-0.20	—	-0.23	—	ns
t <sub>HWREN_EBR</sub>	Hold Write/Read Enable to EBR Memory	0.26	—	0.31	—	0.36	—	ns
t <sub>SUCE_EBR</sub>	Clock Enable Setup Time to EBR Output Register	0.19	—	0.23	—	0.27	—	ns
t <sub>HCE_EBR</sub>	Clock Enable Hold Time to EBR Output Register	-0.13	—	-0.16	—	-0.18	—	ns
t <sub>RSTO_EBR</sub>	Reset To Output Delay Time from EBR Output Register	—	1.03	—	1.23	—	1.44	ns
<b>PLL Parameters (1200 and 2280 Devices Only)</b>								
t <sub>RSTREC</sub>	Reset Recovery to Rising Clock	1.00	—	1.00	—	1.00	—	ns
t <sub>RSTSU</sub>	Reset Signal Setup Time	1.00	—	1.00	—	1.00	—	ns


1. Internal parameters are characterized but not tested on every device.

Rev. A 0.19

## Switching Test Conditions

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

**Figure 3-6. Output Test Load, LVTTL and LVCMOS Standards**



**Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces**

Test Condition	R <sub>1</sub>	C <sub>L</sub>	Timing Ref.	V <sub>T</sub>
LVTTL and LVCMOS settings (L -> H, H -> L)	$\infty$	0pF	LVTTL, LVCMOS 3.3 = 1.5V	—
			LVCMOS 2.5 = V <sub>CCIO</sub> /2	—
			LVCMOS 1.8 = V <sub>CCIO</sub> /2	—
			LVCMOS 1.5 = V <sub>CCIO</sub> /2	—
			LVCMOS 1.2 = V <sub>CCIO</sub> /2	—
LVTTL and LVCMOS 3.3 (Z -> H)	188	0pF	1.5	V <sub>OL</sub>
LVTTL and LVCMOS 3.3 (Z -> L)				V <sub>OH</sub>
Other LVCMOS (Z -> H)			V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)			V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVTTL + LVCMOS (H -> Z)			V <sub>OH</sub> - 0.15	V <sub>OL</sub>
LVTTL + LVCMOS (L -> Z)			V <sub>OL</sub> - 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.

## Power Supply and NC (Cont.)

Signal	132 csBGA <sup>1</sup>	256 caBGA / 256 ftBGA <sup>1</sup>	324 ftBGA <sup>1</sup>
VCC	H3, P6, G12, C7	G7, G10, K7, K10	F14, G11, G9, H7, L7, M9
VCCIO0	<b>LCMxo640:</b> B11, C5 <b>LCMxo1200/2280:</b> C5	<b>LCMxo640:</b> F8, F7, F9, F10 <b>LCMxo1200/2280:</b> F8, F7	G8, G7
VCCIO1	<b>LCMxo640:</b> L12, E12 <b>LCMxo1200/2280:</b> B11	<b>LCMxo640:</b> H11, G11, K11, J11 <b>LCMxo1200/2280:</b> F9, F10	G12, G10
VCCIO2	<b>LCMxo640:</b> N2, M10 <b>LCMxo1200/2280:</b> E12	<b>LCMxo640:</b> L9, L10, L8, L7 <b>LCMxo1200/2280:</b> H11, G11	J12, H12
VCCIO3	<b>LCMxo640:</b> D2, K3 <b>LCMxo1200/2280:</b> L12	<b>LCMxo640:</b> K6, J6, H6, G6 <b>LCMxo1200/2280:</b> K11, J11	L12, K12
VCCIO4	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> M10	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> L9, L10	M12, M11
VCCIO5	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> N2	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> L8, L7	M8, R9
VCCIO6	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> K3	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> K6, J6	M7, K7
VCCIO7	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> D2	<b>LCMxo640:</b> None <b>LCMxo1200/2280:</b> H6, G6	H6, J7
VCCAUX	P7, A7	T9, A8	M10, F9
GND <sup>2</sup>	F1, P9, J14, C9, A10, B4, L13, D13, P2, N11, E1, L2	A1, A16, F11, G8, G9, H7, H8, H9, H10, J7, J8, J9, J10, K8, K9, L6, T1, T16	E14, F16, H10, H11, H8, H9, J10, J11, J4, J8, J9, K10, K11, K17, K8, K9, L10, L11, L8, L9, N2, P14, P5, R7
NC <sup>3</sup>	—	<b>LCMxo640:</b> E4, E5, F5, F6, C3, C2, G4, G5, H4, H5, K5, K4, M5, M4, P2, P3, N5, N6, M7, M8, N10, N11, R15, R16, P15, P16, M11, L11, N12, N13, M13, M12, K12, J12, F12, F13, E12, E13, D13, D14, B15, A15, C14, B14, E11, E10, E7, E6, D4, D3, B3, B2 <b>LCMxo1200:</b> None <b>LCMxo2280:</b> None	—

1. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
2. All grounds must be electrically connected at the board level. For fpBGA and ftBGA packages, the total number of GND balls is less than the actual number of GND logic connections from the die to the common package GND plane.
3. NC pins should not be connected to any active signals, VCC or GND.

**LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections:  
 132 csBGA (Cont.)**

LCMXO640					LCMXO1200					LCMXO2280				
Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential
M9	PB7B	2		C	M9	PB9B	4		C	M9	PB12B	4		C
N10	PB7E	2		T	N10	PB9C	4		T	N10	PB12C	4		T
P10	PB7F	2		C	P10	PB9D	4		C	P10	PB12D	4		C
N11	GNDIO2	2			N11	GNDIO4	4			N11	GNDIO4	4		
P11	PB8C	2		T	P11	PB10A	4		T	P11	PB13C	4		T
M11	PB8D	2		C	M11	PB10B	4		C	M11	PB13D	4		C
P12	PB9C	2		T	P12	PB10C	4			P12	PB15B	4		
P13	PB9D	2		C	P13	PB11C	4		T	P13	PB16C	4		T
N12**	SLEEPN	-	SLEEPN		N12**	SLEEPN	-	SLEEPN		N12**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB11D	4		C	P14	PB16D	4		C
N14	PR11D	1		C	N14	PR16B	3		C	N14	PR19B	3		C
M14	PR11C	1		T	M14	PR15B	3		C*	M14	PR18B	3		C*
N13	PR11B	1		C	N13	PR16A	3		T	N13	PR19A	3		T
M12	PR11A	1		T	M12	PR15A	3		T*	M12	PR18A	3		T*
M13	PR10B	1		C	M13	PR14B	3		C*	M13	PR17B	3		C*
L14	PR10A	1		T	L14	PR14A	3		T*	L14	PR17A	3		T*
L13	GNDIO1	1			L13	GNDIO3	3			L13	GNDIO3	3		
K14	PR8D	1		C	K14	PR12B	3		C*	K14	PR15B	3		C*
K13	PR8C	1		T	K13	PR12A	3		T*	K13	PR15A	3		T*
K12	PR8B	1		C	K12	PR11B	3		C*	K12	PR14B	3		C*
J13	PR8A	1		T	J13	PR11A	3		T*	J13	PR14A	3		T*
J12	PR7C	1			J12	PR10B	3		C*	J12	PR13B	3		C*
H14	PR7B	1		C	H14	PR10A	3		T*	H14	PR13A	3		T*
H13	PR7A	1		T	H13	PR9B	3		C*	H13	PR11B	3		C*
H12	PR6D	1		C	H12	PR9A	3		T*	H12	PR11A	3		T*
G13	PR6C	1		T	G13	PR8B	2		C*	G13	PR10B	2		C*
G14	PR6B	1			G14	PR8A	2		T*	G14	PR10A	2		T*
G12	VCC	-			G12	VCC	-			G12	VCC	-		
F14	PR5D	1		C	F14	PR6C	2			F14	PR8C	2		
F13	PR5C	1		T	F13	PR6B	2		C*	F13	PR8B	2		C*
F12	PR4D	1		C	F12	PR6A	2		T*	F12	PR8A	2		T*
E13	PR4C	1		T	E13	PR5B	2		C*	E13	PR7B	2		C*
E14	PR4B	1			E14	PR5A	2		T*	E14	PR7A	2		T*
D13	GNDIO1	1			D13	GNDIO2	2			D13	GNDIO2	2		
D14	PR3D	1		C	D14	PR4B	2		C*	D14	PR5B	2		C*
D12	PR3C	1		T	D12	PR4A	2		T*	D12	PR5A	2		T*
C14	PR2D	1		C	C14	PR3D	2		C	C14	PR4D	2		C
B14	PR2C	1		T	B14	PR2B	2		C	B14	PR3B	2		C*
C13	PR2B	1		C	C13	PR3C	2		T	C13	PR4C	2		T
A14	PR2A	1		T	A14	PR2A	2		T	A14	PR3A	2		T*
A13	PT9F	0		C	A13	PT11D	1		C	A13	PT16D	1		C
A12	PT9E	0		T	A12	PT11B	1		C	A12	PT16B	1		C
B13	PT9D	0		C	B13	PT11C	1		T	B13	PT16C	1		T
B12	PT9C	0		T	B12	PT10F	1			B12	PT15D	1		
C12	PT9B	0		C	C12	PT11A	1		T	C12	PT16A	1		T
A11	PT9A	0		T	A11	PT10D	1		C	A11	PT14B	1		C
C11	PT8C	0			C11	PT10C	1		T	C11	PT14A	1		T
A10	GNDIO0	0			A10	GNDIO1	1			A10	GNDIO1	1		
B10	PT7F	0		C	B10	PT9F	1		C	B10	PT12F	1		C
C10	PT7E	0		T	C10	PT9E	1		T	C10	PT12E	1		T

**LCMXX640, LCMXO1200 and LCMXO2280 Logic Signal Connections:  
144 TQFP**

Pin Number	LCMXX640				LCMXX1200				LCMXX2280				
	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
1	PL2A	3		T	PL2A	7			T	PL2A	7	LUM0_PLLT_FB_A	T
2	PL2C	3		T	PL2B	7			C	PL2B	7	LUM0_PLLC_FB_A	C
3	PL2B	3		C	PL3A	7			T*	PL3A	7		T*
4	PL3A	3		T	PL3B	7			C*	PL3B	7		C*
5	PL2D	3		C	PL3C	7			T	PL3C	7	LUM0_PLLT_IN_A	T
6	PL3B	3		C	PL3D	7			C	PL3D	7	LUM0_PLLC_IN_A	C
7	PL3C	3		T	PL4A	7			T*	PL4A	7		T*
8	PL3D	3		C	PL4B	7			C*	PL4B	7		C*
9	PL4A	3			PL4C	7				PL4C	7		
10	VCCIO3	3			VCCIO7	7				VCCIO7	7		
11	GNDIO3	3			GNDIO7	7				GNDIO7	7		
12	PL4D	3			PL5C	7				PL6C	7		
13	PL5A	3		T	PL6A	7			T*	PL7A	7		T*
14	PL5B	3	GSRN	C	PL6B	7	GSRN		C*	PL7B	7	GSRN	C*
15	PL5D	3			PL6D	7				PL7D	7		
16	GND	-			GND	-				GND	-		
17	PL6C	3		T	PL7C	7			T	PL9C	7		T
18	PL6D	3		C	PL7D	7			C	PL9D	7		C
19	PL7A	3		T	PL10A	6			T*	PL13A	6		T*
20	PL7B	3		C	PL10B	6			C*	PL13B	6		C*
21	VCC	-			VCC	-				VCC	-		
22	PL8A	3		T	PL11A	6			T*	PL13D	6		
23	PL8B	3		C	PL11B	6			C*	PL14D	6		C
24	PL8C	3	TSALL		PL11C	6	TSALL			PL14C	6	TSALL	T
25	PL9C	3		T	PL12B	6				PL15B	6		
26	VCCIO3	3			VCCIO6	6				VCCIO6	6		
27	GNDIO3	3			GNDIO6	6				GNDIO6	6		
28	PL9D	3		C	PL13D	6				PL16D	6		
29	PL10A	3		T	PL14A	6	LLM0_PLLT_FB_A	T*		PL17A	6	LLM0_PLLT_FB_A	T*
30	PL10B	3		C	PL14B	6	LLM0_PLLC_FB_A	C*		PL17B	6	LLM0_PLLC_FB_A	C*
31	PL10C	3		T	PL14C	6			T	PL17C	6		T
32	PL11A	3		T	PL14D	6			C	PL17D	6		C
33	PL10D	3		C	PL15A	6	LLM0_PLLT_IN_A	T*		PL18A	6	LLM0_PLLT_IN_A	T*
34	PL11C	3		T	PL15B	6	LLM0_PLLC_IN_A	C*		PL18B	6	LLM0_PLLC_IN_A	C*
35	PL11B	3		C	PL16A	6			T	PL19A	6		T
36	PL11D	3		C	PL16B	6			C	PL19B	6		C
37	GNDIO2	2			GNDIO5	5				GNDIO5	5		
38	VCCIO2	2			VCCIO5	5				VCCIO5	5		
39	TMS	2	TMS		TMS	5	TMS			TMS	5	TMS	
40	PB2C	2			PB2C	5			T	PB2A	5		T
41	PB3A	2		T	PB2D	5			C	PB2B	5		C
42	TCK	2	TCK		TCK	5	TCK			TCK	5	TCK	
43	PB3B	2		C	PB3A	5			T	PB3A	5		T
44	PB3C	2		T	PB3B	5			C	PB3B	5		C
45	PB3D	2		C	PB4A	5			T	PB4A	5		T
46	PB4A	2		T	PB4B	5			C	PB4B	5		C
47	TDO	2	TDO		TDO	5	TDO			TDO	5	TDO	
48	PB4B	2		C	PB4D	5				PB4D	5		
49	PB4C	2		T	PB5A	5			T	PB5A	5		T
50	PB4D	2		C	PB5B	5			C	PB5B	5		C

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:  
 256 caBGA / 256 ftBGA**

LCMxo640					LCMxo1200					LCMxo2280				
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
GND	GNDIO3	3			GND	GNDIO7	7			GND	GNDIO7	7		
VCCIO3	VCCIO3	3			VCCIO7	VCCIO7	7			VCCIO7	VCCIO7	7		
E4	NC				E4	PL2A	7		T	E4	PL2A	7	LUM0_PLLT_FB_A	T
E5	NC				E5	PL2B	7		C	E5	PL2B	7	LUM0_PLLC_FB_A	C
F5	NC				F5	PL3A	7		T*	F5	PL3A	7		T*
F6	NC				F6	PL3B	7		C*	F6	PL3B	7		C*
F3	PL3A	3		T	F3	PL3C	7		T	F3	PL3C	7	LUM0_PLLT_IN_A	T
F4	PL3B	3		C	F4	PL3D	7		C	F4	PL3D	7	LUM0_PLLC_IN_A	C
E3	PL2C	3		T	E3	PL4A	7		T*	E3	PL4A	7		T*
E2	PL2D	3		C	E2	PL4B	7		C*	E2	PL4B	7		C*
C3	NC				C3	PL4C	7		T	C3	PL4C	7		T
C2	NC				C2	PL4D	7		C	C2	PL4D	7		C
B1	PL2A	3		T	B1	PL5A	7		T*	B1	PL5A	7		T*
C1	PL2B	3		C	C1	PL5B	7		C*	C1	PL5B	7		C*
VCCIO3	VCCIO3	3			VCCIO7	VCCIO7	7			VCCIO7	VCCIO7	7		
GND	GNDIO3	3			GND	GNDIO7	7			GND	GNDIO7	7		
D2	PL3C	3		T	D2	PL5C	7		T	D2	PL6C	7		T
D1	PL3D	3		C	D1	PL5D	7		C	D1	PL6D	7		C
F2	PL5A	3		T	F2	PL6A	7		T*	F2	PL7A	7		T*
G2	PL5B	3	GSRN	C	G2	PL6B	7	GSRN	C*	G2	PL7B	7	GSRN	C*
E1	PL4A	3		T	E1	PL6C	7		T	E1	PL7C	7		T
F1	PL4B	3		C	F1	PL6D	7		C	F1	PL7D	7		C
G4	NC				G4	PL7A	7		T*	G4	PL8A	7		T*
G5	NC				G5	PL7B	7		C*	G5	PL8B	7		C*
GND	GND	-			GND	GND	-			GND	GND	-		
G3	PL4C	3		T	G3	PL7C	7		T	G3	PL8C	7		T
H3	PL4D	3		C	H3	PL7D	7		C	H3	PL8D	7		C
H4	NC				H4	PL8A	7		T*	H4	PL9A	7		T*
H5	NC				H5	PL8B	7		C*	H5	PL9B	7		C*
-	-				VCCIO7	VCCIO7	7			VCCIO7	VCCIO7	7		
-	-				GND	GNDIO7	7			GND	GNDIO7	7		
G1	PL5C	3		T	G1	PL8C	7		T	G1	PL10C	7		T
H1	PL5D	3		C	H1	PL8D	7		C	H1	PL10D	7		C
H2	PL6A	3		T	H2	PL9A	6		T*	H2	PL11A	6		T*
J2	PL6B	3		C	J2	PL9B	6		C*	J2	PL11B	6		C*
J3	PL7C	3		T	J3	PL9C	6		T	J3	PL11C	6		T
K3	PL7D	3		C	K3	PL9D	6		C	K3	PL11D	6		C
J1	PL6C	3		T	J1	PL10A	6		T*	J1	PL12A	6		T*
-	-				VCCIO6	VCCIO6	6			VCCIO6	VCCIO6	6		
-	-				GND	GNDIO6	6			GND	GNDIO6	6		
K1	PL6D	3		C	K1	PL10B	6		C*	K1	PL12B	6		C*
K2	PL9A	3		T	K2	PL10C	6		T	K2	PL12C	6		T
L2	PL9B	3		C	L2	PL10D	6		C	L2	PL12D	6		C
L1	PL7A	3		T	L1	PL11A	6		T*	L1	PL13A	6		T*
M1	PL7B	3		C	M1	PL11B	6		C*	M1	PL13B	6		C*
P1	PL8D	3		C	P1	PL11D	6		C	P1	PL14D	6		C
N1	PL8C	3	TSALL	T	N1	PL11C	6	TSALL	T	N1	PL14C	6	TSALL	T
L3	PL10A	3		T	L3	PL12A	6		T*	L3	PL15A	6		T*
M3	PL10B	3		C	M3	PL12B	6		C*	M3	PL15B	6		C*
M2	PL9C	3		T	M2	PL12C	6		T	M2	PL15C	6		T
N2	PL9D	3		C	N2	PL12D	6		C	N2	PL15D	6		C
VCCIO3	VCCIO3	3			VCCIO6	VCCIO6	6			VCCIO6	VCCIO6	6		
GND	GNDIO3	3			GND	GNDIO6	6			GND	GNDIO6	6		

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:  
 256 caBGA / 256 ftBGA (Cont.)**

LCMxo640					LCMxo1200					LCMxo2280				
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
-	-				VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
-	-				GND	GNDIO4	4			GND	GNDIO4	4		
M10	PB6A	2		T	M10	PB7E	4			M10	PB10A	4		T
R9	PB6C	2		T	R9	PB8A	4			R9	PB11C	4		T
R10	PB6D	2		C	R10	PB8B	4			R10	PB11D	4		C
T10	PB7C	2		T	T10	PB8C	4			T10	PB12A	4		T
T11	PB7D	2		C	T11	PB8D	4			T11	PB12B	4		C
N10	NC				N10	PB8E	4			N10	PB12C	4		T
N11	NC				N11	PB8F	4			N11	PB12D	4		C
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
R11	PB7E	2		T	R11	PB9A	4			R11	PB13A	4		T
R12	PB7F	2		C	R12	PB9B	4			R12	PB13B	4		C
P11	PB8A	2		T	P11	PB9C	4			P11	PB13C	4		T
P12	PB8B	2		C	P12	PB9D	4			P12	PB13D	4		C
T13	PB8C	2		T	T13	PB9E	4			T13	PB14A	4		T
T12	PB8D	2		C	T12	PB9F	4			T12	PB14B	4		C
R13	PB9A	2		T	R13	PB10A	4			R13	PB14C	4		T
R14	PB9B	2		C	R14	PB10B	4			R14	PB14D	4		C
GND	GND	-			GND	GND	-			GND	GND	-		
T14	PB9C	2		T	T14	PB10C	4			T14	PB15A	4		T
T15	PB9D	2		C	T15	PB10D	4			T15	PB15B	4		C
P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB10F	4			P14	PB15D	4		
R15	NC				R15	PB11A	4			R15	PB16A	4		T
R16	NC				R16	PB11B	4			R16	PB16B	4		C
P15	NC				P15	PB11C	4			P15	PB16C	4		T
P16	NC				P16	PB11D	4			P16	PB16D	4		C
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
M11	NC				M11	PR16B	3			M11	PR20B	3		C
L11	NC				L11	PR16A	3			L11	PR20A	3		T
N12	NC				N12	PR15B	3			N12	PR18B	3		C*
N13	NC				N13	PR15A	3			N13	PR18A	3		T*
M13	NC				M13	PR14D	3			M13	PR17D	3		C
M12	NC				M12	PR14C	3			M12	PR17C	3		T
N14	PR11D	1		C	N14	PR14B	3			N14	PR17B	3		C*
N15	PR11C	1		T	N15	PR14A	3			N15	PR17A	3		T*
L13	PR11B	1		C	L13	PR13D	3			L13	PR16D	3		C
L12	PR11A	1		T	L12	PR13C	3			L12	PR16C	3		T
M14	PR10B	1		C	M14	PR13B	3			M14	PR16B	3		C*
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
L14	PR10A	1		T	L14	PR13A	3			L14	PR16A	3		T*
N16	PR10D	1		C	N16	PR12D	3			N16	PR15D	3		C
M16	PR10C	1		T	M16	PR12C	3			M16	PR15C	3		T
M15	PR9D	1		C	M15	PR12B	3			M15	PR15B	3		C*
L15	PR9C	1		T	L15	PR12A	3			L15	PR15A	3		T*
L16	PR9B	1		C	L16	PR11D	3			L16	PR14D	3		C
K16	PR9A	1		T	K16	PR11C	3			K16	PR14C	3		T
K13	PR8D	1		C	K13	PR11B	3			K13	PR14B	3		C*

**LCMxo640, LCMxo1200 and LCMxo2280 Logic Signal Connections:  
 256 caBGA / 256 ftBGA (Cont.)**

LCMxo640					LCMxo1200					LCMxo2280				
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
D3	NC				D3	PT2C	0		T	D3	PT3C	0		T
A3	PT2B	0		C	A3	PT3B	0		C	A3	PT3B	0		C
A2	PT2A	0		T	A2	PT3A	0		T	A2	PT3A	0		T
B3	NC				B3	PT2B	0		C	B3	PT2D	0		C
B2	NC				B2	PT2A	0		T	B2	PT2C	0		T
VCCIO0	VCCIO0	0			VCCIO0	VCCIO0	0			VCCIO0	VCCIO0	0		
GND	GNDIO0	0			GND	GNDIO0	0			GND	GNDIO0	0		
A1	GND	-			A1	GND	-			A1	GND	-		
A16	GND	-			A16	GND	-			A16	GND	-		
F11	GND	-			F11	GND	-			F11	GND	-		
G8	GND	-			G8	GND	-			G8	GND	-		
G9	GND	-			G9	GND	-			G9	GND	-		
H7	GND	-			H7	GND	-			H7	GND	-		
H8	GND	-			H8	GND	-			H8	GND	-		
H9	GND	-			H9	GND	-			H9	GND	-		
H10	GND	-			H10	GND	-			H10	GND	-		
J7	GND	-			J7	GND	-			J7	GND	-		
J8	GND	-			J8	GND	-			J8	GND	-		
J9	GND	-			J9	GND	-			J9	GND	-		
J10	GND	-			J10	GND	-			J10	GND	-		
K8	GND	-			K8	GND	-			K8	GND	-		
K9	GND	-			K9	GND	-			K9	GND	-		
L6	GND	-			L6	GND	-			L6	GND	-		
T1	GND	-			T1	GND	-			T1	GND	-		
T16	GND	-			T16	GND	-			T16	GND	-		
G7	VCC	-			G7	VCC	-			G7	VCC	-		
G10	VCC	-			G10	VCC	-			G10	VCC	-		
K7	VCC	-			K7	VCC	-			K7	VCC	-		
K10	VCC	-			K10	VCC	-			K10	VCC	-		
H6	VCCIO3	3			H6	VCCIO7	7			H6	VCCIO7	7		
G6	VCCIO3	3			G6	VCCIO7	7			G6	VCCIO7	7		
K6	VCCIO3	3			K6	VCCIO6	6			K6	VCCIO6	6		
J6	VCCIO3	3			J6	VCCIO6	6			J6	VCCIO6	6		
L8	VCCIO2	2			L8	VCCIO5	5			L8	VCCIO5	5		
L7	VCCIO2	2			L7	VCCIO5	5			L7	VCCIO5	5		
L9	VCCIO2	2			L9	VCCIO4	4			L9	VCCIO4	4		
L10	VCCIO2	2			L10	VCCIO4	4			L10	VCCIO4	4		
K11	VCCIO1	1			K11	VCCIO3	3			K11	VCCIO3	3		
J11	VCCIO1	1			J11	VCCIO3	3			J11	VCCIO3	3		
H11	VCCIO1	1			H11	VCCIO2	2			H11	VCCIO2	2		
G11	VCCIO1	1			G11	VCCIO2	2			G11	VCCIO2	2		
F9	VCCIO0	0			F9	VCCIO1	1			F9	VCCIO1	1		
F10	VCCIO0	0			F10	VCCIO1	1			F10	VCCIO1	1		
F8	VCCIO0	0			F8	VCCIO0	0			F8	VCCIO0	0		
F7	VCCIO0	0			F7	VCCIO0	0			F7	VCCIO0	0		

\* Supports true LVDS outputs.

\*\* NC for "E" devices.

\*\*\* Primary clock inputs are single-ended.

**LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)**

LCMXO2280				
Ball Number	Ball Function	Bank	Dual Function	Differential
A10	PT8E	0		T
VCCIO0	VCCIO0	0		
GND	GNDIO0	0		
A9	PT8D	0		C
C9	PT8C	0		T
B9	PT8B	0		C
F9	VCCAUX	-		
A8	PT8A	0		T
B8	PT7D	0		C
C8	PT7C	0		T
VCC	VCC	-		
A7	PT7B	0		C
B7	PT7A	0		T
A6	PT6A	0		T
B6	PT6B	0		C
D8	PT6C	0		T
F8	PT6D	0		C
C7	PT6E	0		T
E8	PT6F	0		C
D7	PT5D	0		C
VCCIO0	VCCIO0	0		
GND	GNDIO0	0		
E7	PT5C	0		T
A5	PT5B	0		C
C6	PT5A	0		T
B5	PT4A	0		T
A4	PT4B	0		C
D6	PT4C	0		T
F7	PT4D	0		C
B4	PT4E	0		T
GND	GND	-		
C5	PT4F	0		C
F6	PT3D	0		C
E5	PT3C	0		T
E6	PT3B	0		C
D5	PT3A	0		T
A3	PT2D	0		C
C4	PT2C	0		T
A2	PT2B	0		C
B2	PT2A	0		T
VCCIO0	VCCIO0	0		
GND	GNDIO0	0		
E14	GND	-		

## Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the [Thermal Management](#) document to find the device/package specific thermal values.

## For Further Information

For further information regarding Thermal Management, refer to the following:

- [Thermal Management](#) document
- TN1090 - [Power Estimation and Management for MachXO Devices](#)
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from [www.latticesemi.com/software](http://www.latticesemi.com/software)

**Lead-Free Packaging**
**Commercial**

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo256C-3TN100C	256	1.8V/2.5V/3.3V	78	-3	Lead-Free TQFP	100	COM
LCMxo256C-4TN100C	256	1.8V/2.5V/3.3V	78	-4	Lead-Free TQFP	100	COM
LCMxo256C-5TN100C	256	1.8V/2.5V/3.3V	78	-5	Lead-Free TQFP	100	COM
LCMxo256C-3MN100C	256	1.8V/2.5V/3.3V	78	-3	Lead-Free csBGA	100	COM
LCMxo256C-4MN100C	256	1.8V/2.5V/3.3V	78	-4	Lead-Free csBGA	100	COM
LCMxo256C-5MN100C	256	1.8V/2.5V/3.3V	78	-5	Lead-Free csBGA	100	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo640C-3TN100C	640	1.8V/2.5V/3.3V	74	-3	Lead-Free TQFP	100	COM
LCMxo640C-4TN100C	640	1.8V/2.5V/3.3V	74	-4	Lead-Free TQFP	100	COM
LCMxo640C-5TN100C	640	1.8V/2.5V/3.3V	74	-5	Lead-Free TQFP	100	COM
LCMxo640C-3MN100C	640	1.8V/2.5V/3.3V	74	-3	Lead-Free csBGA	100	COM
LCMxo640C-4MN100C	640	1.8V/2.5V/3.3V	74	-4	Lead-Free csBGA	100	COM
LCMxo640C-5MN100C	640	1.8V/2.5V/3.3V	74	-5	Lead-Free csBGA	100	COM
LCMxo640C-3TN144C	640	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	COM
LCMxo640C-4TN144C	640	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	COM
LCMxo640C-5TN144C	640	1.8V/2.5V/3.3V	113	-5	Lead-Free TQFP	144	COM
LCMxo640C-3MN132C	640	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	COM
LCMxo640C-4MN132C	640	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	COM
LCMxo640C-5MN132C	640	1.8V/2.5V/3.3V	101	-5	Lead-Free csBGA	132	COM
LCMxo640C-3BN256C	640	1.8V/2.5V/3.3V	159	-3	Lead-Free caBGA	256	COM
LCMxo640C-4BN256C	640	1.8V/2.5V/3.3V	159	-4	Lead-Free caBGA	256	COM
LCMxo640C-5BN256C	640	1.8V/2.5V/3.3V	159	-5	Lead-Free caBGA	256	COM
LCMxo640C-3FTN256C	640	1.8V/2.5V/3.3V	159	-3	Lead-Free ftBGA	256	COM
LCMxo640C-4FTN256C	640	1.8V/2.5V/3.3V	159	-4	Lead-Free ftBGA	256	COM
LCMxo640C-5FTN256C	640	1.8V/2.5V/3.3V	159	-5	Lead-Free ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo1200C-3TN100C	1200	1.8V/2.5V/3.3V	73	-3	Lead-Free TQFP	100	COM
LCMxo1200C-4TN100C	1200	1.8V/2.5V/3.3V	73	-4	Lead-Free TQFP	100	COM
LCMxo1200C-5TN100C	1200	1.8V/2.5V/3.3V	73	-5	Lead-Free TQFP	100	COM
LCMxo1200C-3TN144C	1200	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	COM
LCMxo1200C-4TN144C	1200	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	COM
LCMxo1200C-5TN144C	1200	1.8V/2.5V/3.3V	113	-5	Lead-Free TQFP	144	COM
LCMxo1200C-3MN132C	1200	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	COM
LCMxo1200C-4MN132C	1200	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	COM
LCMxo1200C-5MN132C	1200	1.8V/2.5V/3.3V	101	-5	Lead-Free csBGA	132	COM
LCMxo1200C-3BN256C	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free caBGA	256	COM
LCMxo1200C-4BN256C	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free caBGA	256	COM
LCMxo1200C-5BN256C	1200	1.8V/2.5V/3.3V	211	-5	Lead-Free caBGA	256	COM
LCMxo1200C-3FTN256C	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free ftBGA	256	COM
LCMxo1200C-4FTN256C	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free ftBGA	256	COM
LCMxo1200C-5FTN256C	1200	1.8V/2.5V/3.3V	211	-5	Lead-Free ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo1200E-3TN100C	1200	1.2V	73	-3	Lead-Free TQFP	100	COM
LCMxo1200E-4TN100C	1200	1.2V	73	-4	Lead-Free TQFP	100	COM
LCMxo1200E-5TN100C	1200	1.2V	73	-5	Lead-Free TQFP	100	COM
LCMxo1200E-3TN144C	1200	1.2V	113	-3	Lead-Free TQFP	144	COM
LCMxo1200E-4TN144C	1200	1.2V	113	-4	Lead-Free TQFP	144	COM
LCMxo1200E-5TN144C	1200	1.2V	113	-5	Lead-Free TQFP	144	COM
LCMxo1200E-3MN132C	1200	1.2V	101	-3	Lead-Free csBGA	132	COM
LCMxo1200E-4MN132C	1200	1.2V	101	-4	Lead-Free csBGA	132	COM
LCMxo1200E-5MN132C	1200	1.2V	101	-5	Lead-Free csBGA	132	COM
LCMxo1200E-3BN256C	1200	1.2V	211	-3	Lead-Free caBGA	256	COM
LCMxo1200E-4BN256C	1200	1.2V	211	-4	Lead-Free caBGA	256	COM
LCMxo1200E-5BN256C	1200	1.2V	211	-5	Lead-Free caBGA	256	COM
LCMxo1200E-3FTN256C	1200	1.2V	211	-3	Lead-Free ftBGA	256	COM
LCMxo1200E-4FTN256C	1200	1.2V	211	-4	Lead-Free ftBGA	256	COM
LCMxo1200E-5FTN256C	1200	1.2V	211	-5	Lead-Free ftBGA	256	COM

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMxo2280E-3TN100C	2280	1.2V	73	-3	Lead-Free TQFP	100	COM
LCMxo2280E-4TN100C	2280	1.2V	73	-4	Lead-Free TQFP	100	COM
LCMxo2280E-5TN100C	2280	1.2V	73	-5	Lead-Free TQFP	100	COM
LCMxo2280E-3TN144C	2280	1.2V	113	-3	Lead-Free TQFP	144	COM
LCMxo2280E-4TN144C	2280	1.2V	113	-4	Lead-Free TQFP	144	COM
LCMxo2280E-5TN144C	2280	1.2V	113	-5	Lead-Free TQFP	144	COM
LCMxo2280E-3MN132C	2280	1.2V	101	-3	Lead-Free csBGA	132	COM
LCMxo2280E-4MN132C	2280	1.2V	101	-4	Lead-Free csBGA	132	COM
LCMxo2280E-5MN132C	2280	1.2V	101	-5	Lead-Free csBGA	132	COM
LCMxo2280E-3BN256C	2280	1.2V	211	-3	Lead-Free caBGA	256	COM
LCMxo2280E-4BN256C	2280	1.2V	211	-4	Lead-Free caBGA	256	COM
LCMxo2280E-5BN256C	2280	1.2V	211	-5	Lead-Free caBGA	256	COM
LCMxo2280E-3FTN256C	2280	1.2V	211	-3	Lead-Free ftBGA	256	COM
LCMxo2280E-4FTN256C	2280	1.2V	211	-4	Lead-Free ftBGA	256	COM
LCMxo2280E-5FTN256C	2280	1.2V	211	-5	Lead-Free ftBGA	256	COM
LCMxo2280E-3FTN324C	2280	1.2V	271	-3	Lead-Free ftBGA	324	COM
LCMxo2280E-4FTN324C	2280	1.2V	271	-4	Lead-Free ftBGA	324	COM
LCMxo2280E-5FTN324C	2280	1.2V	271	-5	Lead-Free ftBGA	324	COM