
# E. Attice Semiconductor Corporation - <u>LCMX02280E-4BN256C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	285
Number of Logic Elements/Cells	2280
Total RAM Bits	28262
Number of I/O	211
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LFBGA, CSPBGA
Supplier Device Package	256-CABGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2280e-4bn256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# MachXO Family Data Sheet Introduction

#### June 2013

### **Features**

#### Non-volatile, Infinitely Reconfigurable

- Instant-on powers up in microseconds
- Single chip, no external configuration memory required
- Excellent design security, no bit stream to intercept
- Reconfigure SRAM based logic in milliseconds
- SRAM and non-volatile memory programmable through JTAG port
- Supports background programming of non-volatile memory

#### Sleep Mode

• Allows up to 100x static current reduction

#### ■ TransFR<sup>™</sup> Reconfiguration (TFR)

In-field logic update while system operates

#### ■ High I/O to Logic Density

- 256 to 2280 LUT4s
- 73 to 271 I/Os with extensive package options
- Density migration supported
- Lead free/RoHS compliant packaging

#### Embedded and Distributed Memory

- Up to 27.6 Kbits sysMEM<sup>™</sup> Embedded Block RAM
- Up to 7.7 Kbits distributed RAM
- Dedicated FIFO control logic

#### Table 1-1. MachXO Family Selection Guide

### ■ Flexible I/O Buffer

- Programmable sysIO<sup>™</sup> buffer supports wide range of interfaces:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2
  - LVTTL
  - PCI
  - LVDS, Bus-LVDS, LVPECL, RSDS

#### ■ sysCLOCK<sup>™</sup> PLLs

- Up to two analog PLLs per device
- · Clock multiply, divide, and phase shifting

#### System Level Support

- IEEE Standard 1149.1 Boundary Scan
- Onboard oscillator
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply
- IEEE 1532 compliant in-system programming

### Introduction

The MachXO is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.

Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V <sub>CC</sub> Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
Packages				
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

#### Data Sheet DS1002



# MachXO Family Data Sheet Architecture

June 2013

Data Sheet DS1002

### **Architecture Overview**

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM<sup>™</sup> Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.

The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK<sup>™</sup> Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.




### sysCLOCK Phase Locked Loops (PLLs)

The MachXO1200 and MachXO2280 provide PLL support. The source of the PLL input divider can come from an external pin or from internal routing. There are four sources of feedback signals to the feedback divider: from CLKINTFB (internal feedback port), from the global clock nets, from the output of the post scalar divider, and from the routing (or from an external pin). There is a PLL\_LOCK signal to indicate that the PLL has locked on to the input clock signal. Figure 2-10 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t<sub>LOCK</sub> parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.


The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, post scalar divider, and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.



#### Figure 2-10. PLL Diagram

Figure 2-11 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.

#### Figure 2-11. PLL Primitive





#### Table 2-5. PLL Signal Descriptions

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from PLL output, clock net, routing/external pin or internal feedback from CLKINTFB port
RST	I	"1" to reset the input clock divider
CLKOS	0	PLL output clock to clock tree (phase shifted/duty cycle changed)
CLKOP	0	PLL output clock to clock tree (No phase shift)
CLKOK	0	PLL output to clock tree through secondary clock divider
LOCK	0	"1" indicates PLL LOCK to CLKI
CLKINTFB	0	Internal feedback source, CLKOP divider output before CLOCKTREE
DDAMODE	I	Dynamic Delay Enable. "1": Pin control (dynamic), "0": Fuse Control (static)
DDAIZR	I	Dynamic Delay Zero. "1": delay = 0, "0": delay = on
DDAILAG	I	Dynamic Delay Lag/Lead. "1": Lag, "0": Lead
DDAIDEL[2:0]	I	Dynamic Delay Input

For more information on the PLL, please see details of additional technical documentation at the end of this data sheet.

### sysMEM Memory

The MachXO1200 and MachXO2280 devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers.

#### sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-6.

#### Table 2-6. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36
True Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18
Pseudo Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36
FIFO	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36



The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through a copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. **Read-Before-Write** when new data is being written, the old contents of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

#### **FIFO Configuration**

The FIFO has a write port with Data-in, CEW, WE and CLKW signals. There is a separate read port with Data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. The range of programming values for these flags are in Table 2-7.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name	Programming Range
Full (FF)	1 to (up to 2 <sup>N</sup> -1)
Almost Full (AF)	1 to Full-1
Almost Empty (AE)	1 to Full-1
Empty (EF)	0
	·

N = Address bit width

The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

#### Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-13.




### **PIO Groups**

On the MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respective sysIO buffers and PADs.

On all MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.


The MachXO1200 and MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these devices can be configured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI support.

#### Figure 2-15. Group of Four Programmable I/O Cells



This structure is used on the left and right of MachXO devices

Figure 2-16. Group of Six Programmable I/O Cells



# This structure is used on the top and bottom of MachXO devices $\label{eq:machine}$

### PIO

The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast



of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The PCI clamp is enabled after  $V_{CC}$ ,  $V_{CCAUX}$ , and  $V_{CCIO}$  are at valid operating levels and the device has been configured.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

#### 2. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a differential driver per output pair. The referenced input buffer can also be configured as a differential input buffer. In these Banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCAUX}$  have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  Banks are active with valid input logic levels to properly control the output logic states of all the I/O Banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-up to VCCIO. The I/O pins will maintain the blank configuration until VCC, VCCAUX and VCCIO have reached satisfactory levels at which time the I/Os will take on the user-configured settings.


The V<sub>CC</sub> and V<sub>CCAUX</sub> supply the power to the FPGA core fabric, whereas the V<sub>CCIO</sub> supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers should be powered up along with the FPGA core fabric. Therefore, V<sub>CCIO</sub> supplies should be powered up before or together with the V<sub>CC</sub> and V<sub>CCAUX</sub> supplies


#### Supported Standards

The MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and LVPECL output emulation is supported on all devices. The MachXO1200 and MachXO2280 support on-chip LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS, BLVDS and LVPECL are supported on all Banks of MachXO1200 and MachXO2280 devices. PCI support is provided in the top Banks of the MachXO1200 and MachXO2280 devices. Table 2-8 summarizes the I/O characteristics of the devices in the MachXO family.

Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical documentation at the end of this data sheet.







# **Density Shifting**

The MachXO family has been designed to enable density migration in the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.




For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.

### RSDS

The MachXO family supports the differential RSDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS (Reduced Swing Differential Standard)



#### Table 3-4. RSDS DC Conditions

Parameter	Description	Typical	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	294	Ohms
R <sub>P</sub>	Driver parallel resistor	121	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.35	V
V <sub>OL</sub>	Output low voltage	1.15	V
V <sub>OD</sub>	Output differential voltage	0.20	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	Back impedance	101.5	Ohms
I <sub>DC</sub>	DC output current	3.66	mA



# MachXO Internal Timing Parameters<sup>1</sup>

		-	5	-4			3	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
PFU/PFF Log	ic Mode Timing	•	1	1				L
t <sub>LUT4_PFU</sub>	LUT4 delay (A to D inputs to F output)	—	0.28	—	0.34	—	0.39	ns
t <sub>LUT6_PFU</sub>	LUT6 delay (A to D inputs to OFX output)	—	0.44		0.53	—	0.62	ns
t <sub>LSR_PFU</sub>	Set/Reset to output of PFU	—	0.90	—	1.08	—	1.26	ns
t <sub>SUM_PFU</sub>	Clock to Mux (M0,M1) input setup time	0.10		0.13		0.15		ns
t <sub>HM_PFU</sub>	Clock to Mux (M0,M1) input hold time	-0.05	—	-0.06		-0.07		ns
t <sub>SUD_PFU</sub>	Clock to D input setup time	0.13	—	0.16	_	0.18	_	ns
t <sub>HD_PFU</sub>	Clock to D input hold time	-0.03	—	-0.03	_	-0.04	_	ns
t <sub>CK2Q_PFU</sub>	Clock to Q delay, D-type register configuration	—	0.40	—	0.48	—	0.56	ns
t <sub>LE2Q_PFU</sub>	Clock to Q delay latch configuration	—	0.53	—	0.64	—	0.74	ns
t <sub>LD2Q_PFU</sub>	D to Q throughput delay when latch is enabled	—	0.55	—	0.66	—	0.77	ns
PFU Dual Po	rt Memory Mode Timing							
t <sub>CORAM_PFU</sub>	Clock to Output	—	0.40	—	0.48	—	0.56	ns
t <sub>SUDATA_PFU</sub>	Data Setup Time	-0.18	—	-0.22	_	-0.25	_	ns
t <sub>HDATA_PFU</sub>	Data Hold Time	0.28		0.34		0.39		ns
t <sub>SUADDR_PFU</sub>	Address Setup Time	-0.46	—	-0.56		-0.65		ns
t <sub>HADDR_PFU</sub>	Address Hold Time	0.71	—	0.85		0.99		ns
t <sub>SUWREN_PFU</sub>	Write/Read Enable Setup Time	-0.22		-0.26	_	-0.30	_	ns
t <sub>HWREN_PFU</sub>	Write/Read Enable Hold Time	0.33		0.40	_	0.47		ns
PIO Input/Ou	tput Buffer Timing							
t <sub>IN_PIO</sub>	Input Buffer Delay	—	0.75		0.90	—	1.06	ns
t <sub>OUT_PIO</sub>	Output Buffer Delay	—	1.29		1.54	—	1.80	ns
EBR Timing	(1200 and 2280 Devices Only)							
t <sub>CO_EBR</sub>	Clock to output from Address or Data with no output register	_	2.24	_	2.69	_	3.14	ns
t <sub>COO_EBR</sub>	Clock to output from EBR output Register	—	0.54		0.64	—	0.75	ns
t <sub>SUDATA_EBR</sub>	Setup Data to EBR Memory	-0.26	—	-0.31	_	-0.37	_	ns
t <sub>HDATA_EBR</sub>	Hold Data to EBR Memory	0.41	—	0.49	_	0.57	_	ns
t <sub>SUADDR_EBR</sub>	Setup Address to EBR Memory	-0.26	—	-0.31	_	-0.37	_	ns
t <sub>HADDR_EBR</sub>	Hold Address to EBR Memory	0.41	—	0.49	_	0.57		ns
t <sub>SUWREN_EBR</sub>	Setup Write/Read Enable to EBR Memory	-0.17	—	-0.20	_	-0.23	_	ns
t <sub>HWREN_EBR</sub>	Hold Write/Read Enable to EBR Memory	0.26	—	0.31	_	0.36	_	ns
t <sub>SUCE_EBR</sub>	Clock Enable Setup Time to EBR Output Register	0.19	—	0.23	_	0.27	_	ns
t <sub>HCE_EBR</sub>	Clock Enable Hold Time to EBR Output Register	-0.13		-0.16	—	-0.18		ns
t <sub>RSTO_EBR</sub>	Reset To Output Delay Time from EBR Output Regis- ter	—	1.03	_	1.23	_	1.44	ns
PLL Paramet	ers (1200 and 2280 Devices Only)							
t <sub>RSTREC</sub>	Reset Recovery to Rising Clock	1.00	—	1.00		1.00	_	ns
t <sub>RSTSU</sub>	Reset Signal Setup Time	1.00	—	1.00		1.00		ns
	meters are characterized but not tested on every device							

1. Internal parameters are characterized but not tested on every device.

Rev. A 0.19




## MachXO "C" Sleep Mode Timing

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t <sub>PWRDN</sub>	SLEEPN Low to Power Down	All	_	—	400	ns
		LCMXO256	_	—	400	μs
•	SLEEPN High to Power Up	LCMXO640	_	—	600	μs
<sup>I</sup> PWRUP		LCMXO1200	_	—	800	μs
		LCMXO2280	_	—	1000	μs
t <sub>WSLEEPN</sub>	SLEEPN Pulse Width	All	400	—	—	ns
t <sub>WAWAKE</sub>	SLEEPN Pulse Rejection	All	_	—	100	ns

Rev. A 0.19

### **Flash Download Time**



Symbol	Paran	Min.	Тур.	Max.	Units	
t <sub>REFRESH</sub>		LCMXO256	—		0.4	ms
	(later of the two supplies) to Device I/O Active	LCMXO640	—		0.6	ms
		LCMXO1200	—		0.8	ms
		LCMXO2280	—		1.0	ms

# **JTAG Port Timing Specifications**

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	TCK [BSCAN] clock frequency	—	25	MHz
t <sub>BTCP</sub>	TCK [BSCAN] clock pulse width	40	—	ns
<sup>t</sup> втсрн	TCK [BSCAN] clock pulse width high	20	—	ns
t <sub>BTCPL</sub>	TCK [BSCAN] clock pulse width low	20	_	ns
t <sub>BTS</sub>	TCK [BSCAN] setup time	8		ns
t <sub>втн</sub>	TCK [BSCAN] hold time	10	—	ns
t <sub>BTRF</sub>	TCK [BSCAN] rise/fall time	50	—	mV/ns
t <sub>втсо</sub>	TAP controller falling edge of clock to output valid	—	10	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to output disabled	—	10	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to output enabled	—	10	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	—	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	25	—	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to output valid	—	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to output disabled	—	25	ns
<sup>t</sup> BTUPOEN	BSCAN test update register, falling edge of clock to output enabled	—	25	ns

Rev. A 0.19



# LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP

		LCMXO1200			LCMXO2280				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
1	PL2A	7		Т	PL2A	7	LUM0_PLLT_FB_A	Т	
2	PL2B	7		С	PL2B	7	LUM0_PLLC_FB_A	С	
3	PL3C	7		Т	PL3C	7	LUM0_PLLT_IN_A	Т	
4	PL3D	7		С	PL3D	7	LUM0_PLLC_IN_A	С	
5	PL4B	7			PL4B	7			
6	VCCIO7	7			VCCI07	7			
7	PL6A	7		T*	PL7A	7		T*	
8	PL6B	7	GSRN	C*	PL7B	7	GSRN	C*	
9	GND	-			GND	-			
10	PL7C	7		Т	PL9C	7		Т	
11	PL7D	7		С	PL9D	7		С	
12	PL8C	7		Т	PL10C	7		Т	
13	PL8D	7		С	PL10D	7		С	
14	PL9C	6			PL11C	6			
15	PL10A	6		T*	PL13A	6		T*	
16	PL10B	6		C*	PL13B	6		C*	
17	VCC	-			VCC	-			
18	PL11B	6			PL14D	6		С	
19	PL11C	6	TSALL		PL14C	6	TSALL	Т	
20	VCCIO6	6			VCCIO6	6			
21	PL13C	6			PL16C	6			
22	PL14A	6	LLM0_PLLT_FB_A	T*	PL17A	6	LLM0_PLLT_FB_A	T*	
23	PL14B	6	LLM0_PLLC_FB_A	C*	PL17B	6	LLM0_PLLC_FB_A	C*	
24	PL15A	6	LLM0_PLLT_IN_A	T*	PL18A	6	LLM0_PLLT_IN_A	T*	
25	PL15B	6	LLM0_PLLC_IN_A	C*	PL18B	6	LLM0_PLLC_IN_A	C*	
26**	GNDIO6 GNDIO5	-			GNDIO6 GNDIO5	-			
27	VCCIO5	5			VCCIO5	5			
28	TMS	5	TMS		TMS	5	TMS		
29	TCK	5	ТСК		TCK	5	ТСК		
30	PB3B	5			PB3B	5			
31	PB4A	5		Т	PB4A	5		Т	
32	PB4B	5		С	PB4B	5		С	
33	TDO	5	TDO		TDO	5	TDO		
34	TDI	5	TDI		TDI	5	TDI		
35	VCC	-			VCC	-			
36	VCCAUX	-			VCCAUX	-			
37	PB6E	5		Т	PB8E	5		Т	
38	PB6F	5		С	PB8F	5		С	
39	PB7B	4	PCLK4_1****		PB10F	4	PCLK4_1****		
40	PB7F	4	PCLK4_0****		PB10B	4	PCLK4_0****		
41	GND	-	1		GND	-			



# LCMXO256 and LCMXO640 Logic Signal Connections: 100 csBGA

LCMXO256					LCMXO640						
Ball Number	Ball Function	Bank	Dual Function	Differen- tial	Ball Number	Ball Function	Bank	Dual Function	Differen- tial		
B1	PL2A	1		Т	B1	PL2A	3		Т		
C1	PL2B	1		С	C1	PL2C	3		Т		
D2	PL3A	1		Т	D2	PL2B	3		С		
D1	PL3B	1		С	D1	PL2D	3		С		
C2	PL3C	1		Т	C2	PL3A	3		Т		
E1	PL3D	1		С	E1	PL3B	3		С		
E2	PL4A	1		Т	E2	PL3C	3		Т		
F1	PL4B	1		С	F1	PL3D	3		С		
F2	PL5A	1		Т	F2	PL4A	3				
G2	PL5B	1		С	G2	PL4C	3		Т		
H1	GNDIO1	1			H1	GNDIO3	3				
H2	PL5C	1		Т	H2	PL4D	3		С		
J1	PL5D	1	GSRN	С	J1	PL5B	3	GSRN			
J2	PL6A	1		Т	J2	PL7B	3				
K1	PL6B	1	TSALL	С	K1	PL8C	3	TSALL	Т		
K2	PL7A	1		Т	K2	PL8D	3		С		
L1	PL7B	1		С	L1	PL9A	3				
L2	PL7C	1		Т	L2	PL9C	3				
M1	PL7D	1		С	M1	PL10A	3				
M2	PL8A	1		Т	M2	PL10C	3				
N1	PL8B	1		С	N1	PL11A	3				
М3	PL9A	1		Т	M3	PL11C	3				
N2	GNDIO1	1			N2	GNDIO3	3				
P2	TMS	1	TMS		P2	TMS	2	TMS			
P3	PL9B	1		С	P3	PB2C	2				
N4	TCK	1	ТСК		N4	TCK	2	ТСК			
P4	PB2A	1		Т	P4	VCCIO2	2				
N3	PB2B	1		С	N3	GNDIO2	2				
P5	TDO	1	TDO		P5	TDO	2	TDO			
N5	PB2C	1		Т	N5	PB4C	2				
P6	TDI	1	TDI		P6	TDI	2	TDI			
N6	PB2D	1		С	N6	PB4E	2				
P7	VCC	-			P7	VCC	-				
N7	PB3A	1	PCLK1_1**	Т	N7	PB5B	2	PCLK2_1**			
P8	PB3B	1		С	P8	PB5D	2				
N8	PB3C	1	PCLK1_0**	Т	N8	PB6B	2	PCLK2_0**			
P9	PB3D	1		С	P9	PB6C	2				
N10	GNDIO1	1			N10	GNDIO2	2				
P11	PB4A	1		Т	P11	PB8B	2				
N11	PB4B	1		C	N11	PB8C	2	+	Т		
P12	PB4C	1		T	P12	PB8D	2		C		
N12	PB4D	1		C	N12	PB9A	2		-		



# LCMXO256 and LCMXO640 Logic Signal Connections: 100 csBGA (Cont.)

		LCMXO256					LCMXO640	)	
Ball Number	Ball Function	Bank	Dual Function	Differen- tial	Ball Number	Ball Function	Bank	Dual Function	Differen- tial
A4	GNDIO0	0			A4	GNDIO0	0		
B4	PT3A	0		Т	B4	PT3B	0		С
A3	PT2F	0		С	A3	PT3A	0		Т
B3	PT2E	0		Т	B3	PT2F	0		С
A2	PT2D	0		С	A2	PT2E	0		Т
C3	PT2C	0		Т	C3	PT2B	0		С
A1	PT2B	0		С	A1	PT2C	0		
B2	PT2A	0		Т	B2	PT2A	0		Т
N9	GND	-			N9	GND	-		
B9	GND	-			B9	GND	-		
B5	VCCIO0	0			B5	VCCIO0	0		
A14	VCCIO0	0			A14	VCCIO1	1		
H14	VCCIO0	0			H14	VCCIO1	1		
P10	VCCIO1	1			P10	VCCIO2	2		
G1	VCCIO1	1			G1	VCCIO3	3		
P1	VCCIO1	1			P1	VCCIO3	3		

\*NC for "E" devices.

\*\*Primary clock inputs are single-ended.



# LCMXO2280 Logic Signal Connections: 324 ftBGA

LCMXO2280								
Ball Number	Ball Function	Bank	Dual Function	Differentia				
GND	GNDIO7	7						
VCCIO7	VCCIO7	7						
D4	PL2A	7	LUM0_PLLT_FB_A	Т				
F5	PL2B	7	LUM0_PLLC_FB_A	С				
B3	PL3A	7		T*				
C3	PL3B	7		C*				
E4	PL3C	7	LUM0_PLLT_IN_A	Т				
G6	PL3D	7	LUM0_PLLC_IN_A	С				
A1	PL4A	7		Τ*				
B1	PL4B	7		C*				
F4	PL4C	7		Т				
VCC	VCC	-						
E3	PL4D	7		С				
D2	PL5A	7		Τ*				
D3	PL5B	7		C*				
G5	PL5C	7		Т				
F3	PL5D	7		С				
C2	PL6A	7		T*				
VCCIO7	VCCIO7	7						
GND	GNDIO7	7						
C1	PL6B	7		C*				
H5	PL6C	7		Т				
G4	PL6D	7		С				
E2	PL7A	7		T*				
D1	PL7B	7	GSRN	C*				
J6	PL7C	7		Т				
H4	PL7D	7		С				
F2	PL8A	7		T*				
E1	PL8B	7		C*				
GND	GND	-						
J3	PL8C	7		Т				
J5	PL8D	7		С				
G3	PL9A	7		T*				
H3	PL9B	7		C*				
K3	PL9C	7		Т				
K5	PL9D	7		С				
F1	PL10A	7		T*				
VCCIO7	VCCIO7	7						
GND	GNDIO7	7						
G1	PL10B	7		C*				
K4	PL10C	7		Т				
K6	PL10D	7		C				



# LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

Dell Number	Doll Curretter	LCMXO2280	Dual Free stires	D:#*****
Ball Number	Ball Function	Bank	Dual Function	Differentia
V10	PB9B	4		С
N10	PB9C	4		Т
R10	PB9D	4		С
P10	PB10F	4	PCLK4_1***	С
T10	PB10E	4		Т
U10	PB10D	4		С
V11	PB10C	4		Т
U11	PB10B	4	PCLK4_0***	С
VCCIO4	VCCIO4	4		
GND	GNDIO4	4		
T11	PB10A	4		Т
U12	PB11A	4		Т
R11	PB11B	4		С
GND	GND	-		
T12	PB11C	4		Т
P11	PB11D	4		С
V12	PB12A	4		Т
V13	PB12B	4		С
R12	PB12C	4		Т
N11	PB12D	4		С
U13	PB12E	4		Т
VCCIO4	VCCIO4	4		
GND	GNDIO4	4		
V14	PB12F	4		С
T13	PB13A	4		Т
P12	PB13B	4		С
R13	PB13C	4		Т
N12	PB13D	4		С
V15	PB14A	4		Т
U14	PB14B	4		С
V16	PB14C	4		Т
GND	GND	-		
T14	PB14D	4		С
U15	PB15A	4		Т
V17	PB15B	4		С
P13**	SLEEPN	-	SLEEPN	
T15	PB15D	4		
U16	PB16A	4		Т
V18	PB16B	4		C
N13	PB16C	4		T
R14	PB16D	4		C
VCCIO4	VCCIO4	4		-
GND	GNDIO4	4		



1.8V/2.5V/3.3V 1.8V/2.5V/3.3V	73	-3	TQFP	100	COM
1.8\//2.5\//3.3\/					
1.0 1/2.0 1/0.01	73	-4	TQFP	100	COM
1.8V/2.5V/3.3V	73	-5	TQFP	100	COM
1.8V/2.5V/3.3V	113	-3	TQFP	144	COM
1.8V/2.5V/3.3V	113	-4	TQFP	144	COM
1.8V/2.5V/3.3V	113	-5	TQFP	144	COM
1.8V/2.5V/3.3V	101	-3	csBGA	132	COM
1.8V/2.5V/3.3V	101	-4	csBGA	132	COM
1.8V/2.5V/3.3V	101	-5	csBGA	132	COM
1.8V/2.5V/3.3V	211	-3	caBGA	256	COM
1.8V/2.5V/3.3V	211	-4	caBGA	256	COM
1.8V/2.5V/3.3V	211	-5	caBGA	256	COM
1.8V/2.5V/3.3V	211	-3	ftBGA	256	COM
1.8V/2.5V/3.3V	211	-4	ftBGA	256	COM
1.8V/2.5V/3.3V	211	-5	ftBGA	256	COM
1.8V/2.5V/3.3V	271	-3	ftBGA	324	COM
1.8V/2.5V/3.3V	271	-4	ftBGA	324	COM
1.8V/2.5V/3.3V	271	-5	ftBGA	324	COM
	1/0	01		D'	
		-	-		Temp.
	-	-			COM
					COM
					COM
	-				COM
		-			COM
1.2V	78	-5	csBGA	100	COM
Supply Voltage	I/Os	Grade	Package	Pins	Temp.
1.2V	74	-3	TQFP	100	COM
1.2V	74	-4	TQFP	100	COM
1.2V	74	-5	TQFP	100	COM
1.2V	74	-3	csBGA	100	СОМ
1.2V	74	-4	csBGA	100	COM
1.2V	74	-5	csBGA	100	СОМ
1.2V	113	-3	TQFP	144	COM
1.2V	113	-4	TQFP	144	СОМ
1.2V	113	-5	TQFP	144	СОМ
1.2V	101	-3	csBGA	132	СОМ
1.2V	101	-4	csBGA	132	СОМ
1.2V	101	-5	csBGA	132	СОМ
1.2V	159	-3	caBGA	256	СОМ
1.2V	159	-4	caBGA	256	СОМ
1.2V	159	-5	caBGA	256	СОМ
1.2V	159	-3	ftBGA	256	СОМ
1.2 V		-			
1.2V 1.2V	159	-4	ftBGA	256	COM
	1.8V/2.5V/3.3V     1.2V     1.2V	1.8V/2.5V/3.3V1131.8V/2.5V/3.3V1131.8V/2.5V/3.3V1011.8V/2.5V/3.3V1011.8V/2.5V/3.3V1011.8V/2.5V/3.3V2111.8V/2.5V/3.3V2111.8V/2.5V/3.3V2111.8V/2.5V/3.3V2111.8V/2.5V/3.3V2111.8V/2.5V/3.3V2111.8V/2.5V/3.3V2111.8V/2.5V/3.3V2111.8V/2.5V/3.3V2111.8V/2.5V/3.3V2111.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.8V/2.5V/3.3V2711.2V781.2V781.2V781.2V741.2V741.2V741.2V741.2V741.2V1131.2V1131.2V1011.2V1011.2V1011.2V1011.2V1591.2V159	1.8V/2.5V/3.3V     113     -3       1.8V/2.5V/3.3V     113     -4       1.8V/2.5V/3.3V     113     -5       1.8V/2.5V/3.3V     101     -3       1.8V/2.5V/3.3V     101     -4       1.8V/2.5V/3.3V     101     -4       1.8V/2.5V/3.3V     211     -3       1.8V/2.5V/3.3V     211     -4       1.8V/2.5V/3.3V     211     -4       1.8V/2.5V/3.3V     211     -4       1.8V/2.5V/3.3V     211     -5       1.8V/2.5V/3.3V     211     -5       1.8V/2.5V/3.3V     211     -5       1.8V/2.5V/3.3V     271     -3       1.8V/2.5V/3.3V     271     -4       1.8V/2.5V/3.3V     271     -5       1.2V     78     -3       1.2V     78     -3       1.2V <td< td=""><td>1.8V/2.5V/3.3V     113     -3     TOFP       1.8V/2.5V/3.3V     113     -4     TOFP       1.8V/2.5V/3.3V     111     -5     TOFP       1.8V/2.5V/3.3V     101     -3     csBGA       1.8V/2.5V/3.3V     101     -4     csBGA       1.8V/2.5V/3.3V     101     -5     csBGA       1.8V/2.5V/3.3V     211     -3     caBGA       1.8V/2.5V/3.3V     211     -4     caBGA       1.8V/2.5V/3.3V     211     -5     caBGA       1.8V/2.5V/3.3V     211     -4     ftBGA       1.8V/2.5V/3.3V     211     -5     ftBGA       1.8V/2.5V/3.3V     211     -5     ftBGA       1.8V/2.5V/3.3V     271     -4     ftBGA       1.8V/2.5V/3.3V     271     -5     <t< td=""><td>1.8V/2.5V/3.3V     113     -3     TQFP     144       1.8V/2.5V/3.3V     113     -4     TQFP     144       1.8V/2.5V/3.3V     113     -5     TQFP     144       1.8V/2.5V/3.3V     101     -3     csBGA     132       1.8V/2.5V/3.3V     101     -4     csBGA     132       1.8V/2.5V/3.3V     211     -3     caBGA     256       1.8V/2.5V/3.3V     211     -4     caBGA     256       1.8V/2.5V/3.3V     211     -5     caBGA     256       1.8V/2.5V/3.3V     211     -3     ftBGA     256       1.8V/2.5V/3.3V     211     -4     ftBGA     256       1.8V/2.5V/3.3V     211     -5     ftBGA     324       1.8V/2.5V/3.3V     271     -3     ftBGA     324       1.8V/2.5V/3.3V     271     -5     ftBGA     324       1.8V/2.5V/3.3V     271     -5     ftBGA     324       1.8V/2.5V/3.3V     271     -5     ftBGA     324  <tr< td=""></tr<></td></t<></td></td<>	1.8V/2.5V/3.3V     113     -3     TOFP       1.8V/2.5V/3.3V     113     -4     TOFP       1.8V/2.5V/3.3V     111     -5     TOFP       1.8V/2.5V/3.3V     101     -3     csBGA       1.8V/2.5V/3.3V     101     -4     csBGA       1.8V/2.5V/3.3V     101     -5     csBGA       1.8V/2.5V/3.3V     211     -3     caBGA       1.8V/2.5V/3.3V     211     -4     caBGA       1.8V/2.5V/3.3V     211     -5     caBGA       1.8V/2.5V/3.3V     211     -4     ftBGA       1.8V/2.5V/3.3V     211     -5     ftBGA       1.8V/2.5V/3.3V     211     -5     ftBGA       1.8V/2.5V/3.3V     271     -4     ftBGA       1.8V/2.5V/3.3V     271     -5     ftBGA       1.8V/2.5V/3.3V     271     -5     ftBGA       1.8V/2.5V/3.3V     271     -5     ftBGA       1.8V/2.5V/3.3V     271     -5     ftBGA       1.8V/2.5V/3.3V     271     -5 <t< td=""><td>1.8V/2.5V/3.3V     113     -3     TQFP     144       1.8V/2.5V/3.3V     113     -4     TQFP     144       1.8V/2.5V/3.3V     113     -5     TQFP     144       1.8V/2.5V/3.3V     101     -3     csBGA     132       1.8V/2.5V/3.3V     101     -4     csBGA     132       1.8V/2.5V/3.3V     211     -3     caBGA     256       1.8V/2.5V/3.3V     211     -4     caBGA     256       1.8V/2.5V/3.3V     211     -5     caBGA     256       1.8V/2.5V/3.3V     211     -3     ftBGA     256       1.8V/2.5V/3.3V     211     -4     ftBGA     256       1.8V/2.5V/3.3V     211     -5     ftBGA     324       1.8V/2.5V/3.3V     271     -3     ftBGA     324       1.8V/2.5V/3.3V     271     -5     ftBGA     324       1.8V/2.5V/3.3V     271     -5     ftBGA     324       1.8V/2.5V/3.3V     271     -5     ftBGA     324  <tr< td=""></tr<></td></t<>	1.8V/2.5V/3.3V     113     -3     TQFP     144       1.8V/2.5V/3.3V     113     -4     TQFP     144       1.8V/2.5V/3.3V     113     -5     TQFP     144       1.8V/2.5V/3.3V     101     -3     csBGA     132       1.8V/2.5V/3.3V     101     -4     csBGA     132       1.8V/2.5V/3.3V     211     -3     caBGA     256       1.8V/2.5V/3.3V     211     -4     caBGA     256       1.8V/2.5V/3.3V     211     -5     caBGA     256       1.8V/2.5V/3.3V     211     -3     ftBGA     256       1.8V/2.5V/3.3V     211     -4     ftBGA     256       1.8V/2.5V/3.3V     211     -5     ftBGA     324       1.8V/2.5V/3.3V     271     -3     ftBGA     324       1.8V/2.5V/3.3V     271     -5     ftBGA     324       1.8V/2.5V/3.3V     271     -5     ftBGA     324       1.8V/2.5V/3.3V     271     -5     ftBGA     324 <tr< td=""></tr<>



# Lead-Free Packaging

Commercial

Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256C-3TN100C	256	1.8V/2.5V/3.3V	78	-3	Lead-Free TQFP	100	COM
LCMXO256C-4TN100C	256	1.8V/2.5V/3.3V	78	-4	Lead-Free TQFP	100	COM
LCMXO256C-5TN100C	256	1.8V/2.5V/3.3V	78	-5	Lead-Free TQFP	100	COM
LCMXO256C-3MN100C	256	1.8V/2.5V/3.3V	78	-3	Lead-Free csBGA	100	COM
LCMXO256C-4MN100C	256	1.8V/2.5V/3.3V	78	-4	Lead-Free csBGA	100	COM
LCMXO256C-5MN100C	256	1.8V/2.5V/3.3V	78	-5	Lead-Free csBGA	100	COM

Part Number	LUTs	Supply Voltage	l/Os	Grade	Package	Pins	Temp.
LCMXO640C-3TN100C	640	1.8V/2.5V/3.3V	74	-3	Lead-Free TQFP	100	COM
LCMXO640C-4TN100C	640	1.8V/2.5V/3.3V	74	-4	Lead-Free TQFP	100	COM
LCMXO640C-5TN100C	640	1.8V/2.5V/3.3V	74	-5	Lead-Free TQFP	100	COM
LCMXO640C-3MN100C	640	1.8V/2.5V/3.3V	74	-3	Lead-Free csBGA	100	COM
LCMXO640C-4MN100C	640	1.8V/2.5V/3.3V	74	-4	Lead-Free csBGA	100	COM
LCMXO640C-5MN100C	640	1.8V/2.5V/3.3V	74	-5	Lead-Free csBGA	100	COM
LCMXO640C-3TN144C	640	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	COM
LCMXO640C-4TN144C	640	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	COM
LCMXO640C-5TN144C	640	1.8V/2.5V/3.3V	113	-5	Lead-Free TQFP	144	COM
LCMXO640C-3MN132C	640	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	COM
LCMXO640C-4MN132C	640	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	COM
LCMXO640C-5MN132C	640	1.8V/2.5V/3.3V	101	-5	Lead-Free csBGA	132	COM
LCMXO640C-3BN256C	640	1.8V/2.5V/3.3V	159	-3	Lead-Free caBGA	256	COM
LCMXO640C-4BN256C	640	1.8V/2.5V/3.3V	159	-4	Lead-Free caBGA	256	COM
LCMXO640C-5BN256C	640	1.8V/2.5V/3.3V	159	-5	Lead-Free caBGA	256	COM
LCMXO640C-3FTN256C	640	1.8V/2.5V/3.3V	159	-3	Lead-Free ftBGA	256	COM
LCMXO640C-4FTN256C	640	1.8V/2.5V/3.3V	159	-4	Lead-Free ftBGA	256	COM
LCMXO640C-5FTN256C	640	1.8V/2.5V/3.3V	159	-5	Lead-Free ftBGA	256	COM

Part Number	LUTs	Supply Voltage	l/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3TN100C	1200	1.8V/2.5V/3.3V	73	-3	Lead-Free TQFP	100	COM
LCMXO1200C-4TN100C	1200	1.8V/2.5V/3.3V	73	-4	Lead-Free TQFP	100	COM
LCMXO1200C-5TN100C	1200	1.8V/2.5V/3.3V	73	-5	Lead-Free TQFP	100	COM
LCMXO1200C-3TN144C	1200	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	COM
LCMXO1200C-4TN144C	1200	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	COM
LCMXO1200C-5TN144C	1200	1.8V/2.5V/3.3V	113	-5	Lead-Free TQFP	144	COM
LCMXO1200C-3MN132C	1200	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	COM
LCMXO1200C-4MN132C	1200	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	COM
LCMXO1200C-5MN132C	1200	1.8V/2.5V/3.3V	101	-5	Lead-Free csBGA	132	COM
LCMXO1200C-3BN256C	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free caBGA	256	COM
LCMXO1200C-4BN256C	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free caBGA	256	COM
LCMXO1200C-5BN256C	1200	1.8V/2.5V/3.3V	211	-5	Lead-Free caBGA	256	COM
LCMXO1200C-3FTN256C	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free ftBGA	256	COM
LCMXO1200C-4FTN256C	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free ftBGA	256	COM
LCMXO1200C-5FTN256C	1200	1.8V/2.5V/3.3V	211	-5	Lead-Free ftBGA	256	COM



### Lead-Free Packaging

LCMXO2280C-4FTN324I

2280

C	0	Indu	strial				
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO256C-3TN100I	256	1.8V/2.5V/3.3V	78	-3	Lead-Free TQFP	100	IND
LCMXO256C-4TN100I	256	1.8V/2.5V/3.3V	78	-4	Lead-Free TQFP	100	IND
LCMXO256C-3MN100I	256	1.8V/2.5V/3.3V	78	-3	Lead-Free csBGA	100	IND
LCMXO256C-4MN100I	256	1.8V/2.5V/3.3V	78	-4	Lead-Free csBGA	100	IND
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO640C-3TN100	640	1.8V/2.5V/3.3V	74	-3	Lead-Free TQFP	100	IND
LCMXO640C-4TN100	640	1.8V/2.5V/3.3V	74	-4	Lead-Free TQFP	100	IND
LCMXO640C-3MN100I	640	1.8V/2.5V/3.3V	74	-3	Lead-Free csBGA	100	IND
LCMXO640C-4MN100I	640	1.8V/2.5V/3.3V	74	-4	Lead-Free csBGA	100	IND
LCMXO640C-3TN144I	640	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	IND
LCMXO640C-4TN144I	640	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	IND
LCMXO640C-3MN132I	640	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	IND
LCMXO640C-4MN132I	640	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	IND
LCMXO640C-3BN256I	640	1.8V/2.5V/3.3V	159	-3	Lead-Free caBGA	256	IND
LCMXO640C-4BN256I	640	1.8V/2.5V/3.3V	159	-4	Lead-Free caBGA	256	IND
LCMXO640C-3FTN256I	640	1.8V/2.5V/3.3V	159	-3	Lead-Free ftBGA	256	IND
LCMXO640C-4FTN256I	640	1.8V/2.5V/3.3V	159	-4	Lead-Free ftBGA	256	IND
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO1200C-3TN100I	1200	1.8V/2.5V/3.3V	73	-3	Lead-Free TQFP	100	IND
LCMXO1200C-4TN100I	1200	1.8V/2.5V/3.3V	73	-4	Lead-Free TQFP	100	IND
LCMXO1200C-3TN144I	1200	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	IND
LCMXO1200C-4TN144I	1200	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	IND
LCMXO1200C-3MN132I	1200	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	IND
LCMXO1200C-4MN132I	1200	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	IND
LCMXO1200C-3BN256I	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free caBGA	256	IND
LCMXO1200C-4BN256I	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free caBGA	256	IND
LCMXO1200C-3FTN256I	1200	1.8V/2.5V/3.3V	211	-3	Lead-Free ftBGA	256	IND
LCMXO1200C-4FTN256I	1200	1.8V/2.5V/3.3V	211	-4	Lead-Free ftBGA	256	IND
D. I.N			1/0			<b>D</b> '	-
Part Number	LUTs	Supply Voltage	I/Os	Grade	Package	Pins	Temp.
LCMXO2280C-3TN100I	2280	1.8V/2.5V/3.3V	73	-3	Lead-Free TQFP	100	IND
LCMXO2280C-4TN100I	2280	1.8V/2.5V/3.3V	73	-4	Lead-Free TQFP	100	IND
LCMXO2280C-3TN144I	2280	1.8V/2.5V/3.3V	113	-3	Lead-Free TQFP	144	IND
LCMXO2280C-4TN144I	2280	1.8V/2.5V/3.3V	113	-4	Lead-Free TQFP	144	IND
LCMXO2280C-3MN132I	2280	1.8V/2.5V/3.3V	101	-3	Lead-Free csBGA	132	IND
LCMXO2280C-4MN132I	2280	1.8V/2.5V/3.3V	101	-4	Lead-Free csBGA	132	IND
LCMXO2280C-3BN256I	2280	1.8V/2.5V/3.3V	211	-3	Lead-Free caBGA	256	IND
LCMXO2280C-4BN256I	2280	1.8V/2.5V/3.3V	211	-4	Lead-Free caBGA	256	IND
LCMXO2280C-3FTN256I	2280	1.8V/2.5V/3.3V	211	-3	Lead-Free ftBGA	256	IND
LCMXO2280C-4FTN256I	2280	1.8V/2.5V/3.3V	211	-4	Lead-Free ftBGA	256	IND
LCMXO2280C-3FTN324I	2280	1.8V/2.5V/3.3V	271	-3	Lead-Free ftBGA	324	IND

271

-4

Lead-Free ftBGA

324

IND

1.8V/2.5V/3.3V



# MachXO Family Data Sheet Supplemental Information

June 2013

Data Sheet DS1002

### **For Further Information**

A variety of technical notes for the MachXO family are available on the Lattice web site.

- TN1091, MachXO sysIO Usage Guide
- TN1089, MachXO sysCLOCK Design and Usage Guide
- TN1092, Memory Usage Guide for MachXO Devices
- TN1090, Power Estimation and Management for MachXO Devices
- TN1086, MachXO JTAG Programming and Configuration User's Guide
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- TN1097, MachXO Density Migration
- AN8066, Boundary Scan Testability with Lattice sysIO Capability

For further information on interface standards refer to the following web sites:

- JEDEC Standards (LVTTL, LVCMOS): www.jedec.org
- PCI: <u>www.pcisig.com</u>

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.