# E. Attice Semiconductor Corporation - <u>LCMXO2280E-4FT256C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	285
Number of Logic Elements/Cells	2280
Total RAM Bits	28262
Number of I/O	211
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FTBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2280e-4ft256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flexible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, highsecurity, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and careful design will provide the high pin-to-pin performance also associated with CPLDs.

The ispLEVER<sup>®</sup> design tools from Lattice allow complex designs to be efficiently implemented using the MachXO family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.



# MachXO Family Data Sheet Architecture

June 2013

Data Sheet DS1002

### **Architecture Overview**

The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some devices in this family have sysCLOCK PLLs and blocks of sysMEM<sup>™</sup> Embedded Block RAM (EBRs). Figures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.

The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks. The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic blocks are arranged in a two-dimensional array. Only one type of block is used per row.

In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT use.

The MachXO registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO architecture provides up to two sysCLOCK<sup>™</sup> Phase Locked Loop (PLL) blocks on larger devices. These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a JTAG Port that supports programming and configuration of the device as well as access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power supplies, providing easy integration into the overall system.

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### sysCLOCK Phase Locked Loops (PLLs)

The MachXO1200 and MachXO2280 provide PLL support. The source of the PLL input divider can come from an external pin or from internal routing. There are four sources of feedback signals to the feedback divider: from CLKINTFB (internal feedback port), from the global clock nets, from the output of the post scalar divider, and from the routing (or from an external pin). There is a PLL\_LOCK signal to indicate that the PLL has locked on to the input clock signal. Figure 2-10 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t<sub>LOCK</sub> parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, post scalar divider, and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.



#### Figure 2-10. PLL Diagram

Figure 2-11 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.

#### Figure 2-11. PLL Primitive





### **PIO Groups**

On the MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respective sysIO buffers and PADs.

On all MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.

The MachXO1200 and MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these devices can be configured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI support.

#### Figure 2-15. Group of Four Programmable I/O Cells



This structure is used on the left and right of MachXO devices

Figure 2-16. Group of pSix Programmable I/O Cells



This structure is used on the top and bottom of MachXO devices

### PIO

The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast



of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The PCI clamp is enabled after  $V_{CC}$ ,  $V_{CCAUX}$ , and  $V_{CCIO}$  are at valid operating levels and the device has been configured.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

#### 2. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a differential driver per output pair. The referenced input buffer can also be configured as a differential input buffer. In these Banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCAUX}$  have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  Banks are active with valid input logic levels to properly control the output logic states of all the I/O Banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-up to VCCIO. The I/O pins will maintain the blank configuration until VCC, VCCAUX and VCCIO have reached satisfactory levels at which time the I/Os will take on the user-configured settings.

The V<sub>CC</sub> and V<sub>CCAUX</sub> supply the power to the FPGA core fabric, whereas the V<sub>CCIO</sub> supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers should be powered up along with the FPGA core fabric. Therefore, V<sub>CCIO</sub> supplies should be powered up before or together with the V<sub>CC</sub> and V<sub>CCAUX</sub> supplies

#### Supported Standards

The MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and LVPECL output emulation is supported on all devices. The MachXO1200 and MachXO2280 support on-chip LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS, BLVDS and LVPECL are supported on all Banks of MachXO1200 and MachXO2280 devices. PCI support is provided in the top Banks of the MachXO1200 and MachXO2280 devices. Table 2-8 summarizes the I/O characteristics of the devices in the MachXO family.

Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical documentation at the end of this data sheet.



#### Table 2-8. I/O Support Device by Device

	MachXO256	MachXO640	MachXO1200	MachXO2280
Number of I/O Banks	2	4	8	8
Type of Input Buffers	Single-ended (all I/O Banks)	Single-ended (all I/O Banks)	Single-ended (all I/O Banks) Differential Receivers	Single-ended (all I/O Banks) Differential Receivers
Types of Output Buffers	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks)	Single-ended buffers with complementary outputs (all I/O Banks) Differential buffers with true LVDS outputs (50% on left and right side)	Single-ended buffers with complementary outputs (all I/O Banks) Differential buffers with true LVDS outputs (50% on left and right side)
Differential Output Emulation Capability	All I/O Banks	All I/O Banks	All I/O Banks	All I/O Banks
PCI Support	No	No	Top side only	Top side only

#### Table 2-9. Supported Input Standards

	VCCIO (Typ.)						
Input Standard	3.3V	2.5V	1.8V	1.5V	1.2V		
Single Ended Interfaces	•						
LVTTL	Yes	Yes	Yes	Yes	Yes		
LVCMOS33	Yes	Yes	Yes	Yes	Yes		
LVCMOS25	Yes	Yes	Yes	Yes	Yes		
LVCMOS18			Yes				
LVCMOS15				Yes			
LVCMOS12	Yes	Yes	Yes	Yes	Yes		
PCI <sup>1</sup>	Yes						
Differential Interfaces							
BLVDS <sup>2</sup> , LVDS <sup>2</sup> , LVPECL <sup>2</sup> , RSDS <sup>2</sup>	Yes	Yes	Yes	Yes	Yes		

Top Banks of MachXO1200 and MachXO2280 devices only.
 MachXO1200 and MachXO2280 devices only.



#### Figure 2-20. MachXO640 Banks



Figure 2-21. MachXO256 Banks



### **Hot Socketing**

The MachXO devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of



# MachXO Family Data Sheet DC and Switching Characteristics

#### June 2013

Data Sheet DS1002

# Absolute Maximum Ratings<sup>1, 2, 3</sup>

	LCMXO E (1.2V)	LCMXO C (1.8V/2.5V/3.3V)
Supply Voltage V <sub>CC</sub>	0.5 to 1.32V	0.5 to 3.75V
Supply Voltage V <sub>CCAUX</sub>	0.5 to 3.75V	0.5 to 3.75V
Output Supply Voltage V <sub>CCIO</sub>	0.5 to 3.75V	0.5 to 3.75V
I/O Tristate Voltage Applied <sup>4</sup>	0.5 to 3.75V	0.5 to 3.75V
Dedicated Input Voltage Applied <sup>4</sup>	0.5 to 3.75V	
Storage Temperature (ambient)	65 to 150°C	65 to 150°C
Junction Temp. (Tj)	+125°C	+125°C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2V to (V<sub>IHMAX</sub> + 2) volts is permitted for a duration of <20ns.

## **Recommended Operating Conditions**<sup>1</sup>

Symbol	Parameter	Min.	Max.	Units
Vaa	Core Supply Voltage for 1.2V Devices	1.14	1.26	V
VCC	Core Supply Voltage for 1.8V/2.5V/3.3V Devices	1.71	3.465	V
V <sub>CCAUX</sub> <sup>3</sup>	Auxiliary Supply Voltage	3.135	3.465	V
V <sub>CCIO<sup>2</sup></sub>	I/O Driver Supply Voltage	1.14	3.465	V
t <sub>JCOM</sub>	Junction Temperature Commercial Operation	0	+85	°C
t <sub>JIND</sub>	Junction Temperature Industrial Operation	-40	100	°C
t <sub>JFLASHCOM</sub>	Junction Temperature, Flash Programming, Commercial	0	+85	°C
t <sub>JFLASHIND</sub>	Junction Temperature, Flash Programming, Industrial	-40	100	°C

Like power supplies must be tied together. For example, if V<sub>CCIO</sub> and V<sub>CC</sub> are both 2.5V, they must also be the same supply. 3.3V V<sub>CCIO</sub> and 1.2V V<sub>CCIO</sub> should be tied to V<sub>CCAUX</sub> or 1.2V V<sub>CC</sub> respectively.

2. See recommended voltages by I/O standard in subsequent table.

3.  $V_{CC}$  must reach minimum  $V_{CC}$  value before  $V_{CCAUX}$  reaches 2.5V.

# MachXO Programming/Erase Specifications

Symbol	Parameter	Min.	Max.	Units
Nanagaya	Flash Programming Cycles per t <sub>RETENTION</sub>		1,000	Cycles
PROGCYC	Flash Functional Programming Cycles		10,000	Cycles
t <sub>RETENTION</sub>	Data Retention at 125° Junction Temperature	10		Years

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# sysIO Differential Electrical Characteristics LVDS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V <sub>INP,</sub> V <sub>INM</sub>	Input Voltage		0	_	2.4	V
V <sub>THD</sub>	Differential Input Threshold		+/-100	_	—	mV
		$100mV \le V_{THD}$	V <sub>THD</sub> /2	1.2	1.8	V
V <sub>CM</sub>	Input Common Mode Voltage	$200mV \le V_{THD}$	V <sub>THD</sub> /2	1.2	1.9	V
		$350mV \le V_{THD}$	V <sub>THD</sub> /2	1.2	2.0	V
I <sub>IN</sub>	Input current	Power on	—	_	+/-10	μA
V <sub>OH</sub>	Output high voltage for $V_{OP}$ or $V_{OM}$	R <sub>T</sub> = 100 Ohm	—	1.38	1.60	V
V <sub>OL</sub>	Output low voltage for $V_{OP}$ or $V_{OM}$	R <sub>T</sub> = 100 Ohm	0.9V	1.03	—	V
V <sub>OD</sub>	Output voltage differential	(V <sub>OP</sub> - V <sub>OM</sub> ), R <sub>T</sub> = 100 Ohm	250	350	450	mV
ΔV <sub>OD</sub>	Change in V <sub>OD</sub> between high and low		_	_	50	mV
V <sub>OS</sub>	Output voltage offset	$(V_{OP} - V_{OM})/2, R_{T} = 100 \text{ Ohm}$	1.125	1.25	1.375	V
$\Delta V_{OS}$	Change in $V_{OS}$ between H and L		—	_	50	mV
I <sub>OSD</sub>	Output short circuit current	V <sub>OD</sub> = 0V Driver outputs shorted	_	_	6	mA

#### **Over Recommended Operating Conditions**

### LVDS Emulation

MachXO devices can support LVDS outputs via emulation (LVDS25E), in addition to the LVDS support that is available on-chip on certain devices. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

#### Figure 3-1. LVDS Using External Resistors (LVDS25E)



Note: All resistors are  $\pm 1\%$ .

The LVDS differential input buffers are available on certain devices in the MachXO family.



Figure 3-5. JTAG Port Timing Waveforms





## **Switching Test Conditions**

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

#### Figure 3-6. Output Test Load, LVTTL and LVCMOS Standards



 Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Ref.	V <sub>T</sub>
			LVTTL, LVCMOS 3.3 = 1.5V	_
		0pF	LVCMOS 2.5 = $V_{CCIO}/2$	
LVTTL and LVCMOS settings (L -> H, H -> L)	$\infty$		LVCMOS 1.8 = $V_{CCIO}/2$	
			LVCMOS 1.5 = $V_{CCIO}/2$	
			LVCMOS 1.2 = $V_{CCIO}/2$	_
LVTTL and LVCMOS 3.3 (Z -> H)			15	V <sub>OL</sub>
LVTTL and LVCMOS 3.3 (Z -> L)			1.0	V <sub>OH</sub>
Other LVCMOS (Z -> H)	188	0nF	V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)		opi	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVTTL + LVCMOS (H -> Z)	]		V <sub>OH</sub> - 0.15	V <sub>OL</sub>
LVTTL + LVCMOS (L -> Z)			V <sub>OL</sub> - 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



# **Pin Information Summary**

		LCMXC	0256C/E			LCMXO640C/E		
Pin Type		100 TQFP	100 csBGA	100 TQFP	144 TQFP	100 csBGA	132 csBGA	256 caBGA / 256 ftBGA
Single Ended User I/O		78	78	74	113	74	101	159
Differential Pair User I/O1		38	38	17	43	17	42	79
Muxed		6	6	6	6	6	6	6
TAP		4	4	4	4	4	4	4
Dedicated (Total Without Supp	lies)	5	5	5	5	5	5	5
VCC		2	2	2	4	2	4	4
VCCAUX		1	1	1	2	1	2	2
	Bank0	3	3	2	2	2	2	4
VCCIO	Bank1	3	3	2	2	2	2	4
00010	Bank2	—	—	2	2	2	2	4
	Bank3	—	—	2	2	2	2	4
GND		8	8	10	12	10	12	18
NC		0	0	0	0	0	0	52
	Bank0	41/20	41/20	18/5	29/10	18/5	26/11	42/21
Single Ended/Differential I/O	Bank1	37/18	37/18	21/4	30/11	21/4	27/12	40/20
per Bank	Bank2	—	-	14/2	24/9	14/2	21/9	36/18
	Bank3	_	_	21/6	30/13	21/6	27/10	40/20

1. These devices support emulated LVDS outputs.pLVDS inputs are not supported.

		LCMXO	1200C/E		LCMXO2280C/E					
Pin Type		100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	100 TQFP	144 TQFP	132 csBGA	256 caBGA / 256 ftBGA	324 ftBGA
Single Ended User I/O		73	113	101	211	73	113	101	211	271
Differential Pair User I/O1		27	48	42	105	30	47	41	105	134
Muxed		6	6	6	6	6	6	6	6	6
TAP		4	4	4	4	4	4	4	4	4
Dedicated (Total Without Supp	lies)	5	5	5	5	5	5	5	5	5
VCC		4	4	4	4	2	4	4	4	6
VCCAUX		2	2	2	2	2	2	2	2	2
	Bank0	1	1	1	2	1	1	1	2	2
	Bank1	1	1	1	2	1	1	1	2	2
	Bank2	1	1	1	2	1	1	1	2	2
VCCIO	Bank3	1	1	1	2	1	1	1	2	2
10010	Bank4	1	1	1	2	1	1	1	2	2
	Bank5	1	1	1	2	1	1	1	2	2
	Bank6	1	1	1	2	1	1	1	2	2
	Bank7	1	1	1	2	1	1	1	2	2
GND		8	12	12	18	8	12	12	18	24
NC		0	0	0	0	0	0	0	0	0
	Bank0	10/3	14/6	13/5	26/13	9/3	13/6	12/5	24/12	34/17
	Bank1	8/2	15/7	13/5	28/14	9/3	16/7	14/5	30/15	36/18
	Bank2	10/4	15/7	13/6	26/13	10/4	15/7	13/6	26/13	34/17
Single Ended/Differential I/O	Bank3	11/5	15/7	14/7	28/14	11/5	15/7	14/7	28/14	34/17
per Bank	Bank4	8/3	14/5	13/5	27/13	8/3	14/4	13/4	29/14	35/17
	Bank5	5/2	10/4	8/2	22/11	5/2	10/4	8/2	20/10	30/15
	Bank6	10/3	15/6	13/6	28/14	10/4	15/6	13/6	28/14	34/17
	Bank7	11/5	15/6	14/6	26/13	11/5	15/6	14/6	26/13	34/17

1. These devices support on-chip LVDS buffers for left and right I/O Banks.



# **Power Supply and NC**

Signal	100 TQFP <sup>1</sup>	144 TQFP <sup>1</sup>	100 csBGA <sup>2</sup>
VCC	LCMXO256/640: 35, 90 LCMXO1200/2280: 17, 35, 66, 91	21, 52, 93, 129	Р7, В6
VCCIO0	LCMXO256: 60, 74, 92 LCMXO640: 80, 92 LCMXO1200/2280: 94	LCMXO640: 117, 135 LCMXO1200/2280: 135	LCMXO256: H14, A14, B5 LCMXO640: B12, B5
VCCIO1	LCMXO256: 10, 24, 41 LCMXO640: 60, 74 LCMXO1200/2280: 80	LCMXO640: 82, 98 LCMXO1200/2280: 117	LCMXO256: G1, P1, P10 LCMXO640: H14, A14
VCCIO2	LCMXO256: None LCMXO640: 29, 41 LCMXO1200/2280: 70	LCMXO640: 38, 63 LCMXO1200/2280: 98	LCMXO256: None LCMXO640: P4, P10
VCCIO3	LCMXO256: None LCMXO640: 10, 24 LCMXO1200/2280: 56	LCMXO640: 10, 26 LCMXO1200/2280: 82	LCMXO256: None LCMXO640: G1, P1
VCCIO4	LCMXO256/640: None LCMXO1200/2280: 44	LCMXO640: None LCMXO1200/2280: 63	-
VCCIO5	LCMXO256/640: None LCMXO1200/2280: 27	LCMXO640: None LCMXO1200/2280: 38	-
VCCIO6	LCMXO256/640: None LCMXO1200/2280: 20	LCMXO640: None LCMXO1200/2280: 26	-
VCCIO7	LCMXO256/640: None LCMXO1200/2280: 6	LCMXO640: None LCMXO1200/2280: 10	-
VCCAUX	LCMXO256/640: 88 LCMXO1200/2280: 36, 90	53, 128	B7
GND <sup>3</sup>	LCMXO256: 40, 84, 62, 75, 93, 12, 25, 42 LCMXO640: 40, 84, 81, 93, 62, 75, 30, 42, 12, 25 LCMXO1200/2280: 9, 41, 59, 83, 100, 76, 50, 26	16, 59, 88, 123, 118, 136, 83, 99, 37, 64, 11, 27	LCMXO256: N9, B9, G14, B13, A4, H1, N2, N10 LCMXO640: N9, B9, A10, A4, G14, B13, N3, N10, H1, N2
NC⁴			

1. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

Pin orientation follows the contention of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
 All grounds must be electrically connected at the board level. For fpBGA and ftBGA packages, the total number of GND balls is less than the actual number of GND logic connections from the die to the common package GND plane.
 NC pins should not be connected to any active signals, VCC or GND.



# LCMXO256 and LCMXO640 Logic Signal Connections: 100 csBGA (Cont.)

		LCMXO256					LCMXO640		
Ball Number	Ball Function	Bank	Dual Function	Differen- tial	Ball Number	Ball Function	Bank	Dual Function	Differen- tial
A4	GNDIO0	0			A4	GNDIO0	0		
B4	PT3A	0		Т	B4	PT3B	0		С
A3	PT2F	0		С	A3	PT3A	0		Т
B3	PT2E	0		Т	B3	PT2F	0		С
A2	PT2D	0		С	A2	PT2E	0		Т
C3	PT2C	0		Т	C3	PT2B	0		С
A1	PT2B	0		С	A1	PT2C	0		
B2	PT2A	0		Т	B2	PT2A	0		Т
N9	GND	-			N9	GND	-		
B9	GND	-			B9	GND	-		
B5	VCCIO0	0			B5	VCCIO0	0		
A14	VCCIO0	0			A14	VCCIO1	1		
H14	VCCIO0	0			H14	VCCIO1	1		
P10	VCCIO1	1			P10	VCCIO2	2		
G1	VCCIO1	1			G1	VCCIO3	3		
P1	VCCIO1	1			P1	VCCIO3	3		

\*NC for "E" devices.

\*\*Primary clock inputs are single-ended.



# LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 132 csBGA (Cont.)

LCMXO640							LC	MXO1200		LCMXO2280				
Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential
B9	PT7B	0		С	B9	PT9B	1		С	B9	PT12D	1		С
A9	PT7A	0		Т	A9	PT9A	1		Т	A9	PT12C	1		Т
A8	PT6B	0	PCLK0_1***	С	A8	PT7D	1	PCLK1_1***		A8	PT10B	1	PCLK1_1***	
B8	PT6A	0		Т	B8	PT7B	1			B8	PT9D	1		
C8	PT5B	0	PCLK0_0***	С	C8	PT6F	0	PCLK1_0***		C8	PT9B	1	PCLK1_0***	
B7	PT5A	0		Т	B7	PT6D	0			B7	PT8D	0		
A7	VCCAUX	-			A7	VCCAUX	-			A7	VCCAUX	-		
C7	VCC	-			C7	VCC	-			C7	VCC	-		
A6	PT4D	0		С	A6	PT5D	0		С	A6	PT7B	0		С
B6	PT4C	0		Т	B6	PT5C	0		Т	B6	PT7A	0		Т
C6	PT3F	0		С	C6	PT5B	0		С	C6	PT6D	0		
B5	PT3E	0		Т	B5	PT5A	0		Т	B5	PT6E	0		Т
A5	PT3D	0			A5	PT4B	0			A5	PT6F	0		С
B4	GNDIO0	0			B4	GNDIO0	0			B4	GNDIO0	0		
A4	PT3B	0			A4	PT3D	0		С	A4	PT4B	0		С
C4	PT2F	0			C4	PT3C	0		Т	C4	PT4A	0		Т
A3	PT2D	0		С	A3	PT3B	0		С	A3	PT3B	0		С
A2	PT2C	0		Т	A2	PT2B	0		С	A2	PT2B	0		С
B3	PT2B	0		С	B3	PT3A	0		Т	B3	PT3A	0		Т
A1	PT2A	0		Т	A1	PT2A	0		Т	A1	PT2A	0		т
F1	GND	-			F1	GND	-			F1	GND	-		
P9	GND	-			P9	GND	-			P9	GND	-		
J14	GND	-			J14	GND	-			J14	GND	-		
C9	GND	-			C9	GND	-			C9	GND	-		
C5	VCCI00	0			C5	VCCI00	0			C5	VCCI00	0		
B11	VCCI00	0			B11	VCCIO1	1			B11	VCCIO1	1		
E12	VCCIO1	1			E12	VCCIO2	2			E12	VCCIO2	2		
L12	VCCIO1	1			L12	VCCIO3	3			L12	VCCIO3	3		
M10	VCCIO2	2			M10	VCCIO4	4			M10	VCCIO4	4		
N2	VCCIO2	2			N2	VCCIO5	5			N2	VCCIO5	5		
D2	VCCIO3	3			D2	VCCI07	7			D2	VCCI07	7		
K3	VCCIO3	3			K3	VCCIO6	6			K3	VCCIO6	6		

\*Supports true LVDS outputs. \*\*NC for "E" devices. \*\*\*Primary clock inputs arer single-ended.



# LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 144 TQFP (Cont.)

	LCMXO640					LCMXO1200				LCMXO2280			
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
51	TDI	2	TDI		TDI	5	TDI		TDI	5	TDI		
52	VCC	-			VCC	-			VCC	-			
53	VCCAUX	-			VCCAUX	-			VCCAUX	-			
54	PB5A	2		Т	PB6F	5			PB8F	5			
55	PB5B	2	PCLKT2_1***	С	PB7B	4	PCLK4_1***		PB10F	4	PCLK4_1***		
56	PB5D	2			PB7C	4		Т	PB10C	4		Т	
57	PB6A	2		Т	PB7D	4		С	PB10D	4		С	
58	PB6B	2	PCLKT2_0***	С	PB7F	4	PCLK4_0***		PB10B	4	PCLK4_0***		
59	GND	-			GND	-			GND	-			
60	PB7C	2			PB9A	4		Т	PB12A	4		Т	
61	PB7E	2			PB9B	4		С	PB12B	4		С	
62	PB8A	2			PB9E	4			PB12E	4			
63	VCCIO2	2			VCCIO4	4			VCCIO4	4			
64	GNDIO2	2			GNDIO4	4			GNDIO4	4			
65	PB8C	2		Т	PB10A	4		Т	PB13A	4		Т	
66	PB8D	2		С	PB10B	4		С	PB13B	4		С	
67	PB9A	2		Т	PB10C	4		Т	PB13C	4		Т	
68	PB9C	2		т	PB10D	4		С	PB13D	4		С	
69	PB9B	2		С	PB10F	4		-	PB14D	4		-	
70**	SLEEPN	-	SLEEPN	-	SLEEPN	-	SLEEPN		SLEEPN	-	SLEEPN		
71	PB9D	2		С	PB11C	4		т	PB16C	4		т	
72	PB9F	2		, , , , , , , , , , , , , , , , , , ,	PB11D	4		C	PB16D	4		C	
73	PB11D	1		С	PB16B	3		C	PB20B	3		C C	
74	PB11B	1		C C	PB16A	3		т	PB20A	3		т	
75	PR11C	1		T	PR15B	3		C*	PR19B	3		C	
76	PR10D	1		C	PR15A	3		- T*	PR19A	3		Т	
77	PR11A	1		T	PR14D	3		C	PR17D	3		C	
78	PR10B	1		C.	PR14C	3		Т	PR17C	3		T	
79	PR10C	1		T	PR14B	3		C*	PR17B	3		C*	
80	PB10A	1		Т	PR14A	3		- T*	PB17A	3		T*	
81	PR9D	1			PR13D	3			PB16D	3		-	
82	VCCIO1	1			VCCIO3	3			VCCIO3	3			
83	GNDIO1	1			GNDIO3	3			GNDIO3	3			
84	PR9A	1			PR12B	3		C*	PR15B	3		C*	
85	PB8C	1			PB12A	3		 T*	PB15A	3		T*	
86	PB8A	1			PB11B	3		C*	PB14B	3		C*	
87	PB7D	1			PR11A	3		т*	PR14A	3		T*	
88	GND	-			GND	-			GND	-		-	
89	PB7B	1		C	PB10B	3		C*	PB13B	3		C*	
90	PR7A	1		т Т	PR10A	3		т*	PB13A	3		Ŭ T*	
91	PB6D	1		C I	PB8B	2		C*	PB10B	2		C*	
92	PB6C	1		т т	PB84	2		т*	PB10A	2		т*	
92	VCC	-		'	VCC	-		+ '	VCC	-		1	
0/	PR5D	1			PRAR	2		C:*	PRAR	2		C:*	
97	PR5R	1			PR6A	2		т*	PRA	2		т*	
96	PR4D	1			PRSR	2		C:*	PR7R	2		г С:*	
07		1		C	PP5A	2		т*	PP7A	2		т*	
97 08		1			VCCIO2	2			VCCIO2	2		1	
30	GNDIO1	1			GNIDIO2	2			GNDIO2	2			
100				т		2				2			
100	FR4A	I		I	PH40	2			FROC	2			



## LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

	LCMXO640			LCMXO1200					LCMXO2280					
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
D3	NC				D3	PT2C	0		Т	D3	PT3C	0		Т
A3	PT2B	0		С	A3	PT3B	0		С	A3	PT3B	0		С
A2	PT2A	0		Т	A2	PT3A	0		Т	A2	PT3A	0		Т
B3	NC				B3	PT2B	0		С	B3	PT2D	0		С
B2	NC				B2	PT2A	0		Т	B2	PT2C	0		Т
VCCI00	VCCI00	0			VCCI00	VCCI00	0			VCCI00	VCCIO0	0		
GND	GNDIO0	0			GND	GNDIO0	0			GND	GNDIO0	0		
A1	GND	-			A1	GND	-			A1	GND	-		
A16	GND	-			A16	GND	-			A16	GND	-		
F11	GND	-			F11	GND	-			F11	GND	-		
G8	GND	-			G8	GND	-			G8	GND	-		
G9	GND	-			G9	GND	-			G9	GND	-		
H7	GND	-			H7	GND	-			H7	GND	-		
H8	GND	-			H8	GND	-			H8	GND	-		
H9	GND	-			H9	GND	-			H9	GND	-		
H10	GND	-			H10	GND	-			H10	GND	-		
J7	GND	-			J7	GND	-			J7	GND	-		
18	GND	-			J8	GND	-			J8	GND	-		
J9	GND	-		-	J9	GND	-			J9	GND	-		
J10	GND	-			JIU	GND	-			JIU	GND	-		
K8	GND	-		-	K8	GND	-			K8	GND	-		
K9	GND	-			K9	GND	-			K9	GND	-		
L6	GND	-			L6	GND	-			L6	GND	-		
T16	GND	-			11 T16	GND	-			11 T16	GND	-		
67	VCC				67	VCC				67	VCC	_		
G10	VCC	-			G10	VCC	-			G10	VCC	-		
K7	VCC	-		-	K7	VCC				K7	VCC	_		
K10	VCC	-			K10	VCC				K10	VCC	_		
H6	VCCIO3	3			H6	VCCIO7	7			H6	VCCIO7	7		
G6	VCCIO3	3			G6	VCCI07	7			G6	VCCI07	7		
K6	VCCIO3	3			K6	VCCIO6	6			K6	VCCIO6	6		
J6	VCCIO3	3			J6	VCCIO6	6			J6	VCCIO6	6		
L8	VCCIO2	2			L8	VCCIO5	5			L8	VCCI05	5		
L7	VCCIO2	2			 L7	VCCI05	5			 L7	VCCI05	5		
L9	VCCIO2	2			L9	VCCIO4	4			L9	VCCIO4	4		
L10	VCCIO2	2			L10	VCCIO4	4			L10	VCCIO4	4		
K11	VCCIO1	1			K11	VCCIO3	3			K11	VCCIO3	3		
J11	VCCIO1	1			J11	VCCIO3	3	-		J11	VCCIO3	3	-	
H11	VCCIO1	1			H11	VCCIO2	2			H11	VCCIO2	2		
G11	VCCIO1	1			G11	VCCIO2	2			G11	VCCIO2	2		
F9	VCCIO0	0			F9	VCCIO1	1			F9	VCCIO1	1		
F10	VCCIO0	0			F10	VCCIO1	1			F10	VCCIO1	1		
F8	VCCIO0	0		1	F8	VCCIO0	0			F8	VCCIO0	0		
F7	VCCIO0	0			F7	VCCIO0	0			F7	VCCIO0	0		

\* Supports true LVDS outputs. \*\* NC for "E" devices. \*\*\* Primary clock inputs are single-ended.



# LCMXO2280 Logic Signal Connections: 324 ftBGA

LCMXO2280							
Ball Number	Ball Function	Bank	Dual Function	Differential			
GND	GNDIO7	7					
VCCIO7	VCCIO7	7					
D4	PL2A	7	LUM0_PLLT_FB_A	Т			
F5	PL2B	7	LUM0_PLLC_FB_A	С			
B3	PL3A	7		Τ*			
C3	PL3B	7		C*			
E4	PL3C	7	LUM0_PLLT_IN_A	Т			
G6	PL3D	7	LUM0_PLLC_IN_A	С			
A1	PL4A	7		Τ*			
B1	PL4B	7		C*			
F4	PL4C	7		Т			
VCC	VCC	-					
E3	PL4D	7		С			
D2	PL5A	7		Τ*			
D3	PL5B	7		C*			
G5	PL5C	7		Т			
F3	PL5D	7		С			
C2	PL6A	7		T*			
VCCI07	VCCI07	7					
GND	GNDIO7	7					
C1	PL6B	7		C*			
H5	PL6C	7		Т			
G4	PL6D	7		С			
E2	PL7A	7		T*			
D1	PL7B	7	GSRN	C*			
J6	PL7C	7		Т			
H4	PL7D	7		С			
F2	PL8A	7		T*			
E1	PL8B	7		C*			
GND	GND	-					
J3	PL8C	7		Т			
J5	PL8D	7		С			
G3	PL9A	7		T*			
H3	PL9B	7		C*			
K3	PL9C	7		Т			
K5	PL9D	7		С			
F1	PL10A	7		T*			
VCCIO7	VCCIO7	7					
GND	GNDIO7	7					
G1	PL10B	7		C*			
K4	PL10C	7		Т			
K6	PL10D	7		С			
L							



Date	Version	Section	Change Summary
April 2006 (cont.)	02.0 (cont.)	Architecture (cont.)	"Top View of the MachXO1200 Device" figure updated.
			"Top View of the MachXO640 Device" figure updated.
			"Top View of the MachXO256 Device" figure updated.
			"Slice Diagram" figure updated.
			Slice Signal Descriptions table updated.
			Routing section updated.
			sysCLOCK Phase Lockecd Loops (PLLs) section updated.
			PLL Diagram updated.
			PLL Signal Descriptions table updated.
			sysMEM Memory section has been updated.
			PIO Groups section has been updated.
			PIO section has been updated.
			MachXO PIO Block Diagram updated.
			Supported Input Standards table updated.
			MachXO Configuration and Programming diagram updated.
		DC and Switching Characteristics	Recommended Operating Conditions table - footnotes updated.
			MachXO256 and MachXO640 Hot Socketing Specifications - footnotes updated.
			Added MachXO1200 and MachXO2280 Hot Socketing Specifications table.
			DC Electrical Characteristics, footnotes have been updated.
			Supply Current (Sleep Mode) table has been updated, removed "4W" references. Footnotes have been updated.
			Supply Current (Standby) table and associated footnotes updated.
			Intialization Supply Current table and footnotes updated.
			Programming and Erase Flash Supply Current table and associated footnotes have been updatd.
			Register-to-Register Performance table updated (rev. A 0.19).
			MachXO External Switching Characteristics updated (rev. A 0.19).
			MachXO Internal Timing Parameters updated (rev. A 0.19).
			MachXO Family Timing Adders updated (rev. A 0.19).
			sysCLOCK Timing updated (rev. A 0.19).
			MachXO "C" Sleep Mode Timing updated (A 0.19).
			JTAG Port Timing Specification updated (rev. A 0.19).
			Test Fixture Required Components table updated.
		Pinout Information	Signal Descriptions have been updated.
			Pin Information Summary has been updated. Footnote has been added.
			Power Supply and NC Connection table has been updated.
			Logic Signal Connections have been updated (PCLKTx_x> PCLKx_x)
		Ordering Information	Removed "4W" references.
			Added 256-ftBGA Ordering Part Numbers for MachXO640.
May 2006	02.1	Pinout Information	Removed [LOC][0]_PLL_RST from Signal Description table.
			PCLK footnote has been added to all appropriate pins.
August 2006	02.2	Multiple	Removed 256 fpBGA information for MachXO640.



Date	Version	Section	Change Summary
November 2006	02.3	DC and Switching Characteristics	Corrections to MachXO "C" Sleep Mode Timing table - value for t <sub>WSLEEPN</sub> (400ns) changed from max. to min. Value for t <sub>WAWAKE</sub> (100ns) changed from min. to max.
			Added Flash Download Time table.
December 2006	02.4	Architecture	EBR Asynchronous Reset section added.
		Pinout Information	Power Supply and NC table: Pin/Ball orientation footnotes added.
February 2007	02.5	Architecture	Updated EBR Asynchronous Reset section.
August 2007	02.6	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics table.
November 2007	02.7	DC and Switching Characteristics	Added JTAG Port Timing Waveforms diagram.
		Pinout Information	Added Thermal Management text section.
		Supplemental Information	Updated title list.
June 2009	02.8	Introduction	Added 0.8-mm 256-pin caBGA package to MachXO Family Selection Guide table.
		Pinout Information	Added Logic Signal Connections table for 0.8-mm 256-pin caBGA package.
		Ordering Information	Updated Part Number Description diagram and Ordering Part Number tables with 0.8-mm 256-pin caBGA package information.
July 2010	02.9	DC and Switching Characteristics	Updated sysCLOCK PLL Timing table.
June 2013	03.0	All	Updated document with new corporate logo.
		Architecture	Architecture Overview – Added information on the state of the register on power up and after configuration.
		DC and Switching Characteristics	MachXO1200 and MachXO2280 Hot Socketing Specifications table – Removed footnote 4.
			Added MachXO Programming/Erase Specifications table.