E.J.Lattice Semiconductor Corporation - <u>LCMX0256E-3T100I Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	32
Number of Logic Elements/Cells	256
Total RAM Bits	-
Number of I/O	78
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo256e-3t100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flexible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, highsecurity, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and careful design will provide the high pin-to-pin performance also associated with CPLDs.

The ispLEVER[®] design tools from Lattice allow complex designs to be efficiently implemented using the MachXO family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.



The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

Clock/Control Distribution Network

The MachXO family of devices provides global signals that are available to all PFUs. These signals consist of four primary clocks and four secondary clocks. Primary clock signals are generated from four 16:1 muxes as shown in Figure 2-7 and Figure 2-8. The available clock sources for the MachXO256 and MachXO640 devices are four dual function clock pins and 12 internal routing signals. The available clock sources for the MachXO2280 devices are four dual function clock pins, up to nine internal routing signals and up to six PLL outputs.

Figure 2-7. Primary Clocks for MachXO256 and MachXO640 Devices









Four secondary clocks are generated from four 16:1 muxes as shown in Figure 2-9. Four of the secondary clock sources come from dual function clock pins and 12 come from internal routing.

Figure 2-9. Secondary Clocks for MachXO Devices





sysCLOCK Phase Locked Loops (PLLs)

The MachXO1200 and MachXO2280 provide PLL support. The source of the PLL input divider can come from an external pin or from internal routing. There are four sources of feedback signals to the feedback divider: from CLKINTFB (internal feedback port), from the global clock nets, from the output of the post scalar divider, and from the routing (or from an external pin). There is a PLL_LOCK signal to indicate that the PLL has locked on to the input clock signal. Figure 2-10 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t_{LOCK} parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, post scalar divider, and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.



Figure 2-10. PLL Diagram

Figure 2-11 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.

Figure 2-11. PLL Primitive





Table 2-5. PLL Signal Descriptions

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from PLL output, clock net, routing/external pin or internal feedback from CLKINTFB port
RST	I	"1" to reset the input clock divider
CLKOS	0	PLL output clock to clock tree (phase shifted/duty cycle changed)
CLKOP	0	PLL output clock to clock tree (No phase shift)
CLKOK	0	PLL output to clock tree through secondary clock divider
LOCK	0	"1" indicates PLL LOCK to CLKI
CLKINTFB	0	Internal feedback source, CLKOP divider output before CLOCKTREE
DDAMODE	I	Dynamic Delay Enable. "1": Pin control (dynamic), "0": Fuse Control (static)
DDAIZR	I	Dynamic Delay Zero. "1": delay = 0, "0": delay = on
DDAILAG	I	Dynamic Delay Lag/Lead. "1": Lag, "0": Lead
DDAIDEL[2:0]	I	Dynamic Delay Input

For more information on the PLL, please see details of additional technical documentation at the end of this data sheet.

sysMEM Memory

The MachXO1200 and MachXO2280 devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers.

sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-6.

Table 2-6. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36
True Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18
Pseudo Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36
FIFO	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36



the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The MachXO "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tristated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Characteristic	Normal	Off	Sleep
SLEEPN Pin	High	—	Low
Static Icc	Typical <10mA	0	Typical <100uA
I/O Leakage	<10µA	<1mA	<10µA
Power Supplies VCC/VCCIO/VCCAUX	Normal Range	0	Normal Range
Logic Operation	User Defined	Non Operational	Non operational
I/O Operation	User Defined	Tri-state	Tri-state
JTAG and Programming circuitry	Operational	Non-operational	Non-operational
EBR Contents and Registers	Maintained	Non-maintained	Non-maintained

Table 2-11. Characteristics of Normal, Off and Sleep Modes

SLEEPN Pin Characteristics

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

Configuration and Testing

The following section describes the configuration and testing features of the MachXO family of devices.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256: V_{CCIO1} ; MachXO640: V_{CCIO2} ; MachXO1200 and MachXO2280: V_{CCIO5}) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.



MachXO256 and MachXO640 Hot Socketing Specifications^{1, 2, 3}

Symbol	Parameter	Condition	Min.	Тур.	Max	Units
I _{DK}	Input or I/O leakage Current	$0 \le V_{IN} \le V_{IH}$ (MAX)		—	+/-1000	μΑ

1. Insensitive to sequence of V_{CC}, V_{CCAUX}, and V_{CCIO}. However, assumes monotonic rise/fall rates for V_{CC}, V_{CCAUX}, and V_{CCIO}.

2. $0 \le V_{CC} \le V_{CC}$ (MAX), $0 \le V_{CCIO} \le V_{CCIO}$ (MAX) and $0 \le V_{CCAUX} \le V_{CCAUX}$ (MAX).

3. I_{DK} is additive to I_{PU}, I_{PD} or I_{BH}.

MachXO1200 and MachXO2280 Hot Socketing Specifications^{1, 2, 3}

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
Non-LVDS General Purpose sysIOs							
I _{DK}	Input or I/O Leakage Current	$0 \le V_{IN} \le V_{IH}$ (MAX.)	—		+/-1000	μΑ	
LVDS Genera	LVDS General Purpose syslOs						
	Input or I/O Leakage Current	$V_{IN} \leq V_{CCIO}$	—	—	+/-1000	μΑ	
'DK_LVDS	input of i/O Leakage Ourient	$V_{IN} > V_{CCIO}$	—	35	—	mA	

1. Insensitive to sequence of V_{CC}, V_{CCAUX}, and V_{CCIO}. However, assumes monotonic rise/fall rates for V_{CC}, V_{CCAUX}, and V_{CCIO}.

2. $0 \le V_{CC} \le V_{CC}$ (MAX), $0 \le V_{CCIO} \le V_{CCIO}$ (MAX), and $0 \le V_{CCAUX} \le V_{CCAUX}$ (MAX).

3. I_{DK} is additive to I_{PU}, I_{PW} or I_{BH}.

DC Electrical Characteristics

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I., I., 1, 4, 5		$0 \le V_{IN} \le (V_{CCIO} - 0.2V)$	—	_	10	μΑ
ΊL, ΊΗ		$(V_{CCIO} - 0.2V) < V_{IN} \le 3.6V$	—		40	μΑ
I _{PU}	I/O Active Pull-up Current	$0 \leq V_{IN} \leq 0.7 \ V_{CCIO}$	-30	_	-150	μA
I _{PD}	I/O Active Pull-down Current	$V_{IL} (MAX) \le V_{IN} \le V_{IH} (MAX)$	30		150	μΑ
I _{BHLS}	Bus Hold Low sustaining current	$V_{IN} = V_{IL}$ (MAX)	30	_	—	μA
I _{BHHS}	Bus Hold High sustaining current	$V_{IN} = 0.7 V_{CCIO}$	-30	_	—	μΑ
I _{BHLO}	Bus Hold Low Overdrive current	$0 \le V_{IN} \le V_{IH}$ (MAX)	—	_	150	μΑ
I _{BHHO}	Bus Hold High Overdrive current	$0 \le V_{IN} \le V_{IH}$ (MAX)	—		-150	μΑ
V _{BHT} ³	Bus Hold trip Points	$0 \le V_{IN} \le V_{IH}$ (MAX)	V_{IL} (MAX)	_	V _{IH} (MIN)	V
C1	I/O Capacitance ²		_	8	_	pf
C2	Dedicated Input Capacitance ²	$V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	_	8	_	pf

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25°C, f = 1.0MHz

3. Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

4. Not applicable to SLEEPN pin.

 When V_{IH} is higher than V_{CCIO}, a transient current typically of 30ns in duration or less with a peak current of 6mA can occur on the high-tolow transition. For MachXO1200 and MachXO2280 true LVDS output pins, V_{IH} must be less than or equal to V_{CCIO}.



MachXO "C" Sleep Mode Timing

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t _{PWRDN}	SLEEPN Low to Power Down	All	—		400	ns
t _{PWRUP}		LCMXO256	—		400	μs
	SLEEPN High to Power Up	LCMXO640	_		600	μs
		LCMXO1200	_		800	μs
		LCMXO2280	—		1000	μs
t _{WSLEEPN}	SLEEPN Pulse Width	All	400	_		ns
t _{WAWAKE}	SLEEPN Pulse Rejection	All	_	—	100	ns

Rev. A 0.19

Flash Download Time



Symbol	Parameter		Min.	Тур.	Max.	Units
+	Minimum V _{CC} or V _{CCAUX} (later of the two supplies) to Device I/O Active	LCMXO256	_	_	0.4	ms
		LCMXO640	_	_	0.6	ms
REFRESH		LCMXO1200	_		0.8	ms
		LCMXO2280	_	_	1.0	ms

JTAG Port Timing Specifications

Symbol	Parameter	Min.	Max.	Units
f _{MAX}	TCK [BSCAN] clock frequency	—	25	MHz
t _{BTCP}	TCK [BSCAN] clock pulse width	40	—	ns
t _{втсрн}	TCK [BSCAN] clock pulse width high	20	_	ns
t _{BTCPL}	TCK [BSCAN] clock pulse width low	20	—	ns
t _{BTS}	TCK [BSCAN] setup time	8	—	ns
t _{BTH}	TCK [BSCAN] hold time	10	—	ns
t _{BTRF}	TCK [BSCAN] rise/fall time	50	_	mV/ns
t _{BTCO}	TAP controller falling edge of clock to output valid	—	10	ns
t _{BTCODIS}	TAP controller falling edge of clock to output disabled	—	10	ns
t _{BTCOEN}	TAP controller falling edge of clock to output enabled	—	10	ns
t _{BTCRS}	BSCAN test capture register setup time	8	—	ns
t _{BTCRH}	BSCAN test capture register hold time	25	_	ns
t _{BUTCO}	BSCAN test update register, falling edge of clock to output valid	—	25	ns
t _{BTUODIS}	BSCAN test update register, falling edge of clock to output disabled	—	25	ns
t _{BTUPOEN}	BSCAN test update register, falling edge of clock to output enabled	—	25	ns

Rev. A 0.19



Switching Test Conditions

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

Figure 3-6. Output Test Load, LVTTL and LVCMOS Standards



 Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	CL	Timing Ref.	V _T
			LVTTL, LVCMOS 3.3 = 1.5V	_
	8	0pF	LVCMOS 2.5 = $V_{CCIO}/2$	
LVTTL and LVCMOS settings (L -> H, H -> L)			LVCMOS 1.8 = $V_{CCIO}/2$	
			LVCMOS 1.5 = $V_{CCIO}/2$	
			LVCMOS 1.2 = $V_{CCIO}/2$	_
LVTTL and LVCMOS 3.3 (Z -> H)			15	V _{OL}
LVTTL and LVCMOS 3.3 (Z -> L)			1.0	V _{OH}
Other LVCMOS (Z -> H)	188	0nF	V _{CCIO} /2	V _{OL}
Other LVCMOS (Z -> L)	100	opi	V _{CCIO} /2	V _{OH}
LVTTL + LVCMOS (H -> Z)]		V _{OH} - 0.15	V _{OL}
LVTTL + LVCMOS (L -> Z)	1		V _{OL} - 0.15	V _{OH}

Note: Output test conditions for all other interfaces are determined by the respective standards.



MachXO Family Data Sheet Pinout Information

June 2013

Data Sheet DS1002

Signal Descriptions

Signal Name	I/O	Descriptions
General Purpose		
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designa- tions are L (Left), B (Bottom), R (Right), T (Top).
P[Edge] [Row/Column Number]_[A/B/C/D/E/F]		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
	1/0	[A/B/C/D/E/F] indicates the PIO within the group to which the pad is connected.
	1/0	Some of these user programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-up resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-up resistor enabled.
GSRN	I	Global RESET signal (active low). Dedicated pad, when not in use it can be used as an I/O pin.
TSALL	I	TSALL is a dedicated pad for the global output enable signal. When TSALL is high all the outputs are tristated. It is a dual function pin. When not in use, it can be used as an I/O pin.
NC	—	No connect.
GND	—	GND - Ground. Dedicated pins.
V _{CC}	—	VCC - The power supply pins for core logic. Dedicated pins.
V _{CCAUX}	_	VCCAUX - the Auxiliary power supply pin. This pin powers up a variety of internal circuits including all the differential and referenced input buffers. Dedicated pins.
V _{CCIOx}	_	V _{CCIO} - The power supply pins for I/O Bank x. Dedicated pins.
SLEEPN ¹	I	Sleep Mode pin - Active low sleep pin.b When this pin is held high, the device operates normally.b This pin has a weak internal pull-up, but when unused, an external pull-up to V_{CC} is recommended. When driven low, the device moves into Sleep mode after a specified time.
PLL and Clock Functions (Used	as user programmable I/O pins when not used for PLL or clock pins)
[LOC][0]_PLL[T, C]_IN	_	Reference clock (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement.
[LOC][0]_PLL[T, C]_FB	_	Optional feedback (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement.
PCLK [n]_[1:0]		Primary Clock Pads, n per side.
Test and Programming (De	dicate	d pins)
TMS	I	Test Mode Select input pin, used to control the 1149.1 state machine.
ТСК	I	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	Ι	Test Data input pin, used to load data into the device using an 1149.1 state machine.
TDO	0	Output pin -Test Data output pin used to shift data out of the device using 1149.1.

1. Applies to MachXO "C" devices only. NC for "E" devices.

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





Power Supply and NC (Cont.)

Signal	132 csBGA ¹	256 caBGA / 256 ftBGA ¹	324 ftBGA ¹
VCC	H3, P6, G12, C7	G7, G10, K7, K10	F14, G11, G9, H7, L7, M9
VCCIO0	LCMXO640: B11, C5 LCMXO1200/2280: C5	LCMXO640: F8, F7, F9, F10 LCMXO1200/2280: F8, F7	G8, G7
VCCIO1	LCMXO640: L12, E12 LCMXO1200/2280: B11	LCMXO640: H11, G11, K11, J11 LCMXO1200/2280: F9, F10	G12, G10
VCCIO2	LCMXO640: N2, M10 LCMXO1200/2280: E12	LCMXO640: L9, L10, L8, L7 LCMXO1200/2280: H11, G11	J12, H12
VCCIO3	LCMXO640: D2, K3 LCMXO1200/2280: L12	LCMXO640: K6, J6, H6, G6 LCMXO1200/2280: K11, J11	L12, K12
VCCIO4	LCMXO640: None LCMXO1200/2280: M10	LCMXO640: None LCMXO1200/2280: L9, L10	M12, M11
VCCIO5	LCMXO640: None LCMXO1200/2280: N2	LCMXO640: None LCMXO1200/2280: L8, L7	M8, R9
VCCIO6	LCMXO640: None LCMXO1200/2280: K3	LCMXO640: None LCMXO1200/2280: K6, J6	M7, K7
VCCIO7	LCMXO640: None LCMXO1200/2280: D2	LCMXO640: None LCMXO1200/2280: H6, G6	H6, J7
VCCAUX	P7, A7	T9, A8	M10, F9
GND ²	F1, P9, J14, C9, A10, B4, L13, D13, P2, N11, E1, L2	A1, A16, F11, G8, G9, H7, H8, H9, H10, J7, J8, J9, J10, K8, K9, L6, T1, T16	E14, F16, H10, H11, H8, H9, J10, J11, J4, J8, J9, K10, K11, K17, K8, K9, L10, L11, L8, L9, N2, P14, P5, R7
NC ³		LCMXO640: E4, E5, F5, F6, C3, C2, G4, G5, H4, H5, K5, K4, M5, M4, P2, P3, N5, N6, M7, M8, N10, N11, R15, R16, P15, P16, M11, L11, N12, N13, M13, M12, K12, J12, F12, F13, E12, E13, D13, D14, B15, A15, C14, B14, E11, E10, E7, E6, D4, D3, B3, B2 LCMXO1200: None LCMXO2280: None	

Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
 All grounds must be electrically connected at the board level. For fpBGA and ftBGA packages, the total number of GND balls is less than the actual number of GND logic connections from the die to the common package GND plane.
 NC pins should not be connected to any active signals, VCC or GND.



LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP (Cont.)

		LCM	(0256		LCMXO640				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
43	PB4A	1		Т	PB8B	2			
44	PB4B	1		С	PB8C	2		Т	
45	PB4C	1		Т	PB8D	2		С	
46	PB4D	1		С	PB9A	2			
47	PB5A	1			PB9C	2		Т	
48*	SLEEPN	-	SLEEPN		SLEEPN	-	SLEEPN		
49	PB5C	1		Т	PB9D	2		С	
50	PB5D	1		С	PB9F	2			
51	PR9B	0		С	PR11D	1		С	
52	PR9A	0		Т	PR11B	1		С	
53	PR8B	0		С	PR11C	1		Т	
54	PR8A	0		Т	PR11A	1		Т	
55	PR7D	0		С	PR10D	1		С	
56	PR7C	0		Т	PR10C	1		Т	
57	PR7B	0		С	PR10B	1		С	
58	PR7A	0		Т	PR10A	1		Т	
59	PR6B	0		С	PR9D	1			
60	VCCIO0	0			VCCIO1	1			
61	PR6A	0		Т	PR9B	1			
62	GNDIO0	0			GNDIO1	1			
63	PR5D	0		С	PR7B	1			
64	PR5C	0		Т	PR6C	1			
65	PR5B	0		С	PR6B	1			
66	PR5A	0		Т	PR5D	1			
67	PR4B	0		С	PR5B	1			
68	PR4A	0		Т	PR4D	1			
69	PR3D	0		С	PR4B	1			
70	PR3C	0		Т	PR3D	1			
71	PR3B	0		С	PR3B	1			
72	PR3A	0		Т	PR2D	1			
73	PR2B	0		С	PR2B	1			
74	VCCIO0	0			VCCIO1	1			
75	GNDIO0	0			GNDIO1	1			
76	PR2A	0		Т	PT9F	0		С	
77	PT5C	0			PT9E	0		Т	
78	PT5B	0		С	PT9C	0			
79	PT5A	0		Т	PT9A	0			
80	PT4F	0		С	VCCIO0	0			
81	PT4E	0		Т	GNDIO0	0			
82	PT4D	0		С	PT7E	0			
83	PT4C	0		Т	PT7A	0			
84	GND	-			GND	-			



LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP (Cont.)

			LCMXO1200		LCMXO2280				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential	
82	PT9A	1			PT12C	1		Т	
83	GND	-			GND	-			
84	PT8B	1		С	PT11B	1		С	
85	PT8A	1		Т	PT11A	1		Т	
86	PT7D	1	PCLK1_1****		PT10B	1	PCLK1_1****		
87	PT6F	0	PCLK0_0****		PT9B	1	PCLK1_0****		
88	PT6D	0		С	PT8F	0		С	
89	PT6C	0		Т	PT8E	0		Т	
90	VCCAUX	-			VCCAUX	-			
91	VCC	-			VCC	-			
92	PT5B	0			PT6D	0			
93	PT4B	0			PT6F	0			
94	VCCIO0	0			VCCIO0	0			
95	PT3D	0		С	PT4B	0		С	
96	PT3C	0		Т	PT4A	0		Т	
97	PT3B	0			PT3B	0			
98	PT2B	0		С	PT2B	0		С	
99	PT2A	0		Т	PT2A	0		Т	
100**	GNDIO0 GNDIO7	-			GNDIO0 GNDIO7	-			

*Supports true LVDS outputs.

**Double bonded to the pin.

***NC for "E" devices.

****Primary clock inputs are single-ended.



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA

		LCM>	(O640		LCMXO1200				LCMXO2280					
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
GND	GNDIO3	3			GND	GNDIO7	7			GND	GNDIO7	7		
VCCIO3	VCCIO3	3			VCCI07	VCCI07	7			VCCI07	VCCI07	7		
E4	NC				E4	PL2A	7		Т	E4	PL2A	7	LUM0_PLLT_FB_A	Т
E5	NC				E5	PL2B	7		С	E5	PL2B	7	LUM0 PLLC FB A	С
F5	NC				F5	PL3A	7		T*	F5	PL3A	7		T*
F6	NC				F6	PL3B	7		C*	F6	PL3B	7		C*
F3	PL3A	3		т	F3	PL3C	7		Т	F3	PL3C	7	LUM0 PLLT IN A	Т
F4	PL3B	3		С	F4	PL3D	7		С	F4	PL3D	7	LUM0_PLLC_IN_A	С
E3	PL2C	3		т	E3	PL4A	7		T*	E3	PL4A	7		T*
E2	PL2D	3		С	E2	PL4B	7		C*	E2	PL4B	7		C*
C3	NC				C3	PL4C	7		Т	C3	PL4C	7		Т
C2	NC				C2	PL4D	7		С	C2	PL4D	7		С
B1	PL2A	3		т	B1	PL5A	7		T*	B1	PL5A	7		T*
C1	PL2B	3		С	C1	PL5B	7		C*	C1	PL5B	7		C*
VCCIO3	VCCIO3	3			VCCI07	VCCI07	7			VCCI07	VCCI07	7		
GND	GNDIO3	3			GND	GNDIO7	7			GND	GNDIO7	7		
D2	PL3C	3		т	D2	PL5C	7		Т	D2	PL6C	7		Т
D1	PL3D	3		С	D1	PL5D	7		С	D1	PL6D	7		С
F2	PL5A	3		Т	F2	PL6A	7		T*	F2	PL7A	7		T*
G2	PL5B	3	GSRN	С	G2	PL6B	7	GSRN	C*	G2	PL7B	7	GSRN	C*
E1	PL4A	3		Т	E1	PL6C	7		Т	E1	PL7C	7		Т
F1	PL4B	3		С	F1	PL6D	7		С	F1	PL7D	7		С
G4	NC				G4	PL7A	7		T*	G4	PL8A	7		T*
G5	NC				G5	PL7B	7		C*	G5	PL8B	7		C*
GND	GND	-			GND	GND	-			GND	GND	-		
G3	PL4C	3		Т	G3	PL7C	7		Т	G3	PL8C	7		Т
H3	PL4D	3		С	H3	PL7D	7		С	H3	PL8D	7		С
H4	NC				H4	PL8A	7		T*	H4	PL9A	7		T*
H5	NC				H5	PL8B	7		C*	H5	PL9B	7		C*
-	-				VCCI07	VCCI07	7		_	VCCI07	VCCI07	7		-
-	-				GND	GNDIO7	7			GND	GNDIO7	7		
G1	PL5C	3		Т	G1	PL8C	7		Т	G1	PL10C	7		Т
H1	PL5D	3		С	H1	PL8D	7		С	H1	PL10D	7		С
H2	PL6A	3		т	H2	PL9A	6		T*	H2	PL11A	6		T*
J2	PL6B	3		С	J2	PL9B	6		C*	J2	PL11B	6		C*
J3	PL7C	3		т	J3	PL9C	6		Т	J3	PL11C	6		Т
КЗ	PL7D	3		С	K3	PL9D	6		С	K3	PL11D	6		С
J1	PL6C	3		т	J1	PL10A	6		T*	J1	PL12A	6		T*
-	-				VCCIO6	VCCIO6	6			VCCIO6	VCCIO6	6		
-	-				GND	GNDIO6	6	-		GND	GNDIO6	6		
K1	PL6D	3	L	С	K1	PL10B	6		C*	K1	PL12B	6		C*
K2	PL9A	3		Т	K2	PL10C	6		Т	K2	PL12C	6		Т
L2	PL9B	3		С	L2	PL10D	6		С	L2	PL12D	6		С
L1	PL7A	3		Т	L1	PL11A	6		T*	L1	PL13A	6		T*
M1	PL7B	3		С	M1	PL11B	6		C*	M1	PL13B	6		C*
P1	PL8D	3	L	С	P1	PL11D	6		С	P1	PL14D	6		С
N1	PL8C	3	TSALL	т	N1	PL11C	6	TSALL	Т	N1	PL14C	6	TSALL	т
L3	PL10A	3		т	L3	PL12A	6	-	T*	L3	PL15A	6		T*
M3	PL10B	3		С	M3	PL12B	6		C*	M3	PL15B	6		C*
M2	PL9C	3		т	M2	PL12C	6		т	M2	PL15C	6		т
N2	PL9D	3		С	N2	PL12D	6		С	N2	PL15D	6		С
VCCIO3	VCCIO3	3			VCCIO6	VCCIO6	6			VCCIO6	VCCIO6	6		
GND	GNDIO3	3			GND	GNDIO6	6	<u> </u>	+	GND	GNDIO6	6		
		<u> </u>	1	L			L -		1			L -	1	1



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

	LCMXO640				LCMXO1200				LCMXO2280					
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
J4	PL8A	3		Т	J4	PL13A	6		T*	J4	PL16A	6		T*
J5	PL8B	3		С	J5	PL13B	6		C*	J5	PL16B	6		C*
R1	PL11A	3		Т	R1	PL13C	6		Т	R1	PL16C	6		Т
R2	PL11B	3		С	R2	PL13D	6		С	R2	PL16D	6		С
-	-	-			-	-	-			GND	GND	-		
K5	NC				K5	PL14A	6	LLM0_PLLT_FB_A	T*	K5	PL17A	6	LLM0_PLLT_FB_A	T*
K4	NC				K4	PL14B	6	LLM0_PLLC_FB_A	C*	K4	PL17B	6	LLM0_PLLC_FB_A	C*
L5	PL10C	3		Т	L5	PL14C	6		Т	L5	PL17C	6		Т
L4	PL10D	3		С	L4	PL14D	6		С	L4	PL17D	6		С
M5	NC				M5	PL15A	6	LLM0_PLLT_IN_A	T*	M5	PL18A	6	LLM0_PLLT_IN_A	T*
M4	NC				M4	PL15B	6	LLM0_PLLC_IN_A	C*	M4	PL18B	6	LLM0_PLLC_IN_A	C*
N4	PL11C	3		Т	N4	PL16A	6		Т	N4	PL19A	6		Т
N3	PL11D	3		С	N3	PL16B	6		С	N3	PL19B	6		С
VCCIO3	VCCIO3	3			VCCIO6	VCCIO6	6			VCCIO6	VCCIO6	6		
GND	GNDIO3	3			GND	GNDIO6	6			GND	GNDIO6	6		
GND	GNDIO2	2			GND	GNDIO5	5			GND	GNDIO5	5		
VCCIO2	VCCIO2	2			VCCIO5	VCCI05	5			VCCIO5	VCCI05	5		
P4	TMS	2	TMS		P4	TMS	5	TMS		P4	TMS	5	TMS	
P2	NC				P2	PB2A	5		Т	P2	PB2A	5		Т
P3	NC				P3	PB2B	5		С	P3	PB2B	5		С
N5	NC				N5	PB2C	5		Т	N5	PB2C	5		Т
R3	TCK	2	TCK		R3	TCK	5	тск		R3	TCK	5	TCK	
N6	NC				N6	PB2D	5		С	N6	PB2D	5		С
T2	PB2A	2		Т	T2	PB3A	5		Т	T2	PB3A	5		Т
Т3	PB2B	2		С	Т3	PB3B	5		С	Т3	PB3B	5		С
R4	PB2C	2		Т	R4	PB3C	5		Т	R4	PB3C	5		Т
R5	PB2D	2		С	R5	PB3D	5		С	R5	PB3D	5		С
P5	PB3A	2		Т	P5	PB4A	5		Т	P5	PB4A	5		Т
P6	PB3B	2		С	P6	PB4B	5		С	P6	PB4B	5		С
T5	PB3C	2		Т	T5	PB4C	5		Т	T5	PB4C	5		Т
M6	TDO	2	TDO	-	M6	TDO	5	TDO	-	M6	TDO	5	TDO	-
T4	PB3D	2		С	T4	PB4D	5		C	T4	PB4D	5		С
R6	PB4A	2		I	R6	PB5A	5		I	R6	PB5A	5		I
GND	GNDIO2	2			GND	GNDI05	5			GND	GNDI05	5		
VCCIO2	VCCIO2	2			VCCIO5	VCCIO5	5	-		VCCIO5	VCCIO5	5		
16	PB4B	2	TDI	C	16	PB5B	5	TDI	C	16	PB5B	5	TO	C
N7 T0		2	TDI	-	N7 T0	I DI	5	TDI	-	N7 T0	IDI	5	וטו	
18	PB4C	2		1	18	PB5C	5		1	18	PB6A	5		1
17	PB4D	2		U	17	PB5D	5		с т	17	PB6B	5		с т
IV17	NC				IV17	PBOA	5		1	IVI7	PB/C	5		1
M8 T0						PB6B	5		U	M8 TO		5		U
19		-		т	19	PREC	-		т	19		-		т
R/	PD4E	2		1	R/	PBOC	5		1	R/	PBOC	5		1
R8	PB4F	2		U	H8	PB6D	5		U	H8	PB8D	5		U
-	-				CND		5					2 		
-	- DB50	_		–			э г		- -			o A		-
		2			P7	PDOE	э Е			P7	PBOB	4		
F0 NO		2		с т	r'ö No		о л		с т	r'ö No	PB10E	4		т т
0VI	PDSA	2			NO		4			NO		4		
149 D10		2	FULNZ_1	C C	N9 D10		4		с С	D10		4		с С
	PB7A	2		т	P0	PB7C	4	<u> </u>	т		PB100	4		т
1.9	DReD	2			Mo		4			Mo	PRIOR	4		
IVI9	PD0B	2	PULN2_0-**	U	1419	PB/F	4	PULK4_0"""	U	1419	PRIOR	4	PULN4_0"""	U U



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

		LCM)	(O640		LCMXO1200				LCMXO2280					
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential
-	-				VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
-	-				GND	GNDIO4	4			GND	GNDIO4	4		
M10	PB6A	2		Т	M10	PB7E	4		Т	M10	PB10A	4		Т
R9	PB6C	2		Т	R9	PB8A	4		Т	R9	PB11C	4		Т
R10	PB6D	2		С	R10	PB8B	4		С	R10	PB11D	4		С
T10	PB7C	2		Т	T10	PB8C	4		Т	T10	PB12A	4		Т
T11	PB7D	2		С	T11	PB8D	4		С	T11	PB12B	4		С
N10	NC				N10	PB8E	4		Т	N10	PB12C	4		Т
N11	NC				N11	PB8F	4		С	N11	PB12D	4		С
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
R11	PB7E	2		Т	R11	PB9A	4		Т	R11	PB13A	4		Т
R12	PB7F	2		С	R12	PB9B	4		С	R12	PB13B	4		С
P11	PB8A	2		Т	P11	PB9C	4		Т	P11	PB13C	4		Т
P12	PB8B	2		С	P12	PB9D	4		С	P12	PB13D	4		С
T13	PB8C	2		Т	T13	PB9E	4		Т	T13	PB14A	4		Т
T12	PB8D	2		С	T12	PB9F	4		С	T12	PB14B	4		С
R13	PB9A	2		Т	R13	PB10A	4		Т	R13	PB14C	4		Т
R14	PB9B	2		С	R14	PB10B	4		С	R14	PB14D	4		С
GND	GND	-			GND	GND	-			GND	GND	-		
T14	PB9C	2		Т	T14	PB10C	4		Т	T14	PB15A	4		Т
T15	PB9D	2		С	T15	PB10D	4		С	T15	PB15B	4		С
P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN		P13**	SLEEPN	-	SLEEPN	
P14	PB9F	2			P14	PB10F	4			P14	PB15D	4		
R15	NC				R15	PB11A	4		Т	R15	PB16A	4		Т
R16	NC				R16	PB11B	4		С	R16	PB16B	4		С
P15	NC				P15	PB11C	4		T	P15	PB16C	4		T
P16	NC				P16	PB11D	4		C	P16	PB16D	4		C
VCCIO2	VCCIO2	2			VCCIO4	VCCIO4	4			VCCIO4	VCCIO4	4		
GND	GNDIO2	2			GND	GNDIO4	4			GND	GNDIO4	4		
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
VCCIO1	VCCIO1	1			VCCIO3	VCCIO3	3			VCCIO3	VCCIO3	3		
MII	NC					PRI6B	3				PR20B	3		
	NC				LII	PRIOA	3			LII	PR2UA	3		I Ot
N12	NC				N12	PRIDD	3		С т*	N12	PRIOD	3		С т*
N13	NC				M12	PRISA DD14D	3			M12	PRI8A	3		
M10	NC				M10		3		U T	M10		3		U T
N14		1		C	N14	PR14C	3		1 C*	N14	PRI/C	3		1 C*
N15	PB11C	1		т	N14	PR1/A	3		т*	N14	PR17A	3		т*
13	PR11R	1			12	PB13D	3		, ,	13	PRIAD	3		
12	PR11A	1		т	12	PB13C	3		т	12	PB16C	3		т
M14	PB10B	1		C C	M14	PB13B	3		C*	M14	PB16B	3		C*
VCCI01	VCCIO1	1		<u> </u>	VCCIO3	VCCIO3	3		•	VCCIO3	VCCIO3	3		<u> </u>
GND	GNDIO1	1			GND	GNDIO3	3			GND	GNDIO3	3		
L14	PR10A	1		т	L14	PR13A	3		T*	L14	PR16A	3		T*
N16	PR10D	1		C	N16	PR12D	3		С	N16	PR15D	3		С
M16	PR10C	1		T	M16	PR12C	3		Т	M16	PR15C	3		Т
M15	PR9D	1		C	M15	PR12B	3		C*	M15	PR15B	3		C*
L15	PR9C	1		Т	L15	PR12A	3	<u> </u>	T*	L15	PR15A	3		T*
L16	PR9B	1		С	L16	PR11D	3		С	L16	PR14D	3		С
K16	PR9A	1		т	K16	PR11C	3		т	K16	PR14C	3		т
K13	PR8D	1		С	K13	PR11B	3		C*	K13	PR14B	3		C*
	-		1	-	-	1	-	1		-	1			



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280							
Ball Number	Ball Function	Bank	Dual Function	Differential			
G2	PL11A	6		T*			
H2	PL11B	6		C*			
L3	PL11C	6		Т			
L5	PL11D	6		С			
H1	PL12A	6		Τ*			
VCCIO6	VCCIO6	6					
GND	GNDIO6	6					
J2	PL12B	6		C*			
L4	PL12C	6		Т			
L6	PL12D	6		С			
K2	PL13A	6		T*			
K1	PL13B	6		C*			
J1	PL13C	6		Т			
VCC	VCC	-					
L2	PL13D	6		С			
M5	PL14D	6		С			
M3	PL14C	6	TSALL	Т			
L1	PL14B	6		C*			
M2	PL14A	6		T*			
M1	PL15A	6		T*			
N1	PL15B	6		C*			
M6	PL15C	6		Т			
M4	PL15D	6		С			
VCCIO6	VCCIO6	6					
GND	GNDIO6	6					
P1	PL16A	6		T*			
P2	PL16B	6		C*			
N3	PL16C	6		Т			
N4	PL16D	6		С			
GND	GND	-					
T1	PL17A	6	LLM0_PLLT_FB_A	T*			
R1	PL17B	6	LLM0_PLLC_FB_A	C*			
P3	PL17C	6		Т			
N5	PL17D	6		С			
R3	PL18A	6	LLM0_PLLT_IN_A	T*			
R2	PL18B	6	LLM0_PLLC_IN_A	C*			
P4	PL19A	6		Т			
N6	PL19B	6		С			
U1	PL20A	6		Т			
VCCIO6	VCCIO6	6					
GND	GNDIO6	6					
GND	GNDIO5	5					
VCCIO5	VCCIO5	5					



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

LCMXO2280							
Ball Number	Ball Function	Bank	Dual Function	Differential			
T2	PL20B	6		С			
P6	TMS	5	TMS				
V1	PB2A	5		Т			
U2	PB2B	5		С			
Т3	PB2C	5		Т			
N7	TCK	5	ТСК				
R4	PB2D	5		С			
R5	PB3A	5		Т			
T4	PB3B	5		С			
VCC	VCC	-					
R6	PB3C	5		Т			
P7	PB3D	5		С			
U3	PB4A	5		Т			
T5	PB4B	5		С			
V2	PB4C	5		Т			
N8	TDO	5	TDO				
V3	PB4D	5		С			
T6	PB5A	5		Т			
GND	GNDIO5	5					
VCCIO5	VCCIO5	5					
U4	PB5B	5		С			
P8	PB5C	5		Т			
T7	PB5D	5		С			
V4	TDI	5	TDI				
R8	PB6A	5		Т			
N9	PB6B	5		С			
U5	PB6C	5		Т			
V5	PB6D	5		С			
U6	PB7A	5		Т			
VCC	VCC	-					
V6	PB7B	5		С			
P9	PB7C	5		Т			
Т8	PB7D	5		С			
U7	PB8A	5		Т			
V7	PB8B	5		С			
M10	VCCAUX	-					
U8	PB8C	5		Т			
V8	PB8D	5		С			
VCCIO5	VCCIO5	5					
GND	GNDIO5	5					
Т9	PB8E	5		Т			
U9	PB8F	5		С			
V9	PB9A	4		Т			



Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the <u>Thermal Management</u> document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:

- Thermal Management document
- TN1090 Power Estimation and Management for MachXO Devices
- Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from <u>www.latticesemi.com/software</u>



Date	Version	Section	Change Summary
November 2006	02.3	DC and Switching Characteristics	Corrections to MachXO "C" Sleep Mode Timing table - value for t _{WSLEEPN} (400ns) changed from max. to min. Value for t _{WAWAKE} (100ns) changed from min. to max.
			Added Flash Download Time table.
December 2006	02.4	Architecture	EBR Asynchronous Reset section added.
		Pinout Information	Power Supply and NC table: Pin/Ball orientation footnotes added.
February 2007	02.5	Architecture	Updated EBR Asynchronous Reset section.
August 2007	02.6	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics table.
November 2007	02.7	DC and Switching Characteristics	Added JTAG Port Timing Waveforms diagram.
		Pinout Information	Added Thermal Management text section.
		Supplemental Information	Updated title list.
June 2009	02.8	Introduction	Added 0.8-mm 256-pin caBGA package to MachXO Family Selection Guide table.
		Pinout Information	Added Logic Signal Connections table for 0.8-mm 256-pin caBGA package.
		Ordering Information	Updated Part Number Description diagram and Ordering Part Number tables with 0.8-mm 256-pin caBGA package information.
July 2010	02.9	DC and Switching Characteristics	Updated sysCLOCK PLL Timing table.
June 2013	03.0	All	Updated document with new corporate logo.
		Architecture	Architecture Overview – Added information on the state of the register on power up and after configuration.
		DC and Switching Characteristics	MachXO1200 and MachXO2280 Hot Socketing Specifications table – Removed footnote 4.
			Added MachXO Programming/Erase Specifications table.