E. Lattice Semiconductor Corporation - <u>LCMXO256E-3TN100C Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	32
Number of Logic Elements/Cells	256
Total RAM Bits	-
Number of I/O	78
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo256e-3tn100c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MachXO Family Data Sheet Introduction

June 2013

Features

Non-volatile, Infinitely Reconfigurable

- Instant-on powers up in microseconds
- Single chip, no external configuration memory required
- Excellent design security, no bit stream to intercept
- Reconfigure SRAM based logic in milliseconds
- SRAM and non-volatile memory programmable through JTAG port
- Supports background programming of non-volatile memory

Sleep Mode

• Allows up to 100x static current reduction

■ TransFR[™] Reconfiguration (TFR)

In-field logic update while system operates

■ High I/O to Logic Density

- 256 to 2280 LUT4s
- 73 to 271 I/Os with extensive package options
- Density migration supported
- Lead free/RoHS compliant packaging

Embedded and Distributed Memory

- Up to 27.6 Kbits sysMEM[™] Embedded Block RAM
- Up to 7.7 Kbits distributed RAM
- Dedicated FIFO control logic

Table 1-1. MachXO Family Selection Guide

■ Flexible I/O Buffer

 Programmable sysIO[™] buffer supports wide range of interfaces:

Data Sheet DS1002

- LVCMOS 3.3/2.5/1.8/1.5/1.2
- LVTTL
- PCI
- LVDS, Bus-LVDS, LVPECL, RSDS

■ sysCLOCK[™] PLLs

- Up to two analog PLLs per device
- · Clock multiply, divide, and phase shifting

System Level Support

- IEEE Standard 1149.1 Boundary Scan
- Onboard oscillator
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply
- IEEE 1532 compliant in-system programming

Introduction

The MachXO is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.

Device	LCMXO256	LCMXO640	LCMXO1200	LCMXO2280
LUTs	256	640	1200	2280
Dist. RAM (Kbits)	2.0	6.1	6.4	7.7
EBR SRAM (Kbits)	0	0	9.2	27.6
Number of EBR SRAM Blocks (9 Kbits)	0	0	1	3
V _{CC} Voltage	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V	1.2/1.8/2.5/3.3V
Number of PLLs	0	0	1	2
Max. I/O	78	159	211	271
Packages				
100-pin TQFP (14x14 mm)	78	74	73	73
144-pin TQFP (20x20 mm)		113	113	113
100-ball csBGA (8x8 mm)	78	74		
132-ball csBGA (8x8 mm)		101	101	101
256-ball caBGA (14x14 mm)		159	211	211
256-ball ftBGA (17x17 mm)		159	211	211
324-ball ftBGA (19x19 mm)				271

© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



There are 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent Slice/PFU). There are 7 outputs: 6 to the routing and one to the carry-chain (to the adjacent Slice/PFU). Table 2-1 lists the signals associated with each Slice.

Figure 2-5. Slice Diagram



Notes:

Some inter-Slice signals are not shown. * Only PFUs at the edges have fast connections to the I/O cell.

Table 2-1. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCIN	Fast Carry In ¹
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register Outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the Slice
Output	Inter-PFU signal	FCO	Fast Carry Out ¹

1. See Figure 2-4 for connection details.

2. Requires two PFUs.



Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM, and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

Logic Mode: In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables (LUT4). A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other Slices.

Ripple Mode: Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
- A greater-than-or-equal-to B
- A not-equal-to B
- A less-than-or-equal-to B

Two additional signals, Carry Generate and Carry Propagate, are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode: In this mode, distributed RAM can be constructed using each LUT block as a 16x2-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

The ispLEVER design tool supports the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-6 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices. One Slice functions as the read-write port, while the other companion Slice supports the read-only port. For more information on RAM mode in MachXO devices, please see details of additional technical documentation at the end of this data sheet.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR16x2	DPR16x2
Number of Slices	1	2

Note: SPR = Single Port RAM, DPR = Dual Port RAM



Figure 2-6. Distributed Memory Primitives



ROM Mode: The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

PFU Modes of Operation

Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

Table 2-4.	PFU	Modes	of	Operation
------------	-----	-------	----	-----------

Logic	Ripple	RAM	ROM
LUT 4x8 or MUX 2x1 x 8	2-bit Add x 4	SPR16x2 x 4 DPR16x2 x 2	ROM16x1 x 8
LUT 5x4 or MUX 4x1 x 4	2-bit Sub x 4	SPR16x4 x 2 DPR16x4 x 1	ROM16x2 x 4
LUT 6x 2 or MUX 8x1 x 2	2-bit Counter x 4	SPR16x8 x 1	ROM16x4 x 2
LUT 7x1 or MUX 16x1 x 1	2-bit Comp x 4		ROM16x8 x 1

Routing

There are many resources provided in the MachXO devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.



sysCLOCK Phase Locked Loops (PLLs)

The MachXO1200 and MachXO2280 provide PLL support. The source of the PLL input divider can come from an external pin or from internal routing. There are four sources of feedback signals to the feedback divider: from CLKINTFB (internal feedback port), from the global clock nets, from the output of the post scalar divider, and from the routing (or from an external pin). There is a PLL_LOCK signal to indicate that the PLL has locked on to the input clock signal. Figure 2-10 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t_{LOCK} parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, post scalar divider, and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.



Figure 2-10. PLL Diagram

Figure 2-11 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.

Figure 2-11. PLL Primitive





the system. These capabilities make the MachXO ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The MachXO "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.

During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tristated. Do not enter Sleep mode during device programming or configuration operation. In Sleep mode, power supplies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11 compares the characteristics of Normal, Off and Sleep modes.

Characteristic	Normal	Off	Sleep
SLEEPN Pin	High	—	Low
Static Icc	Typical <10mA	0	Typical <100uA
I/O Leakage	<10µA	<1mA	<10µA
Power Supplies VCC/VCCIO/VCCAUX	Normal Range	0	Normal Range
Logic Operation	User Defined	Non Operational	Non operational
I/O Operation	User Defined	Tri-state	Tri-state
JTAG and Programming circuitry	Operational	Non-operational	Non-operational
EBR Contents and Registers	Maintained	Non-maintained	Non-maintained

Table 2-11. Characteristics of Normal, Off and Sleep Modes

SLEEPN Pin Characteristics

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet shows a detailed timing diagram.

Oscillator

Every MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 18MHz to 26MHz.

Configuration and Testing

The following section describes the configuration and testing features of the MachXO family of devices.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with one of the VCCIO Banks (MachXO256: V_{CCIO1} ; MachXO640: V_{CCIO2} ; MachXO1200 and MachXO2280: V_{CCIO5}) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.



MachXO Family Data Sheet DC and Switching Characteristics

June 2013

Data Sheet DS1002

Absolute Maximum Ratings^{1, 2, 3}

	LCMXO E (1.2V)	LCMXO C (1.8V/2.5V/3.3V)
Supply Voltage V _{CC}	0.5 to 1.32V	0.5 to 3.75V
Supply Voltage V _{CCAUX}	0.5 to 3.75V	0.5 to 3.75V
Output Supply Voltage V _{CCIO}	0.5 to 3.75V	0.5 to 3.75V
I/O Tristate Voltage Applied ⁴	0.5 to 3.75V	0.5 to 3.75V
Dedicated Input Voltage Applied ⁴	0.5 to 3.75V	
Storage Temperature (ambient)	65 to 150°C	65 to 150°C
Junction Temp. (Tj)	+125°C	+125°C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2V to (V_{IHMAX} + 2) volts is permitted for a duration of <20ns.

Recommended Operating Conditions¹

Symbol	Parameter	Min.	Max.	Units
Vaa	Core Supply Voltage for 1.2V Devices	1.14	1.26	V
VCC	Core Supply Voltage for 1.8V/2.5V/3.3V Devices	1.71	3.465	V
V _{CCAUX} ³	Auxiliary Supply Voltage	3.135	3.465	V
V _{CCIO²}	I/O Driver Supply Voltage	1.14	3.465	V
t _{JCOM}	Junction Temperature Commercial Operation	0	+85	°C
t _{JIND}	Junction Temperature Industrial Operation	-40	100	°C
t _{JFLASHCOM}	Junction Temperature, Flash Programming, Commercial	0	+85	°C
t _{JFLASHIND}	Junction Temperature, Flash Programming, Industrial	-40	100	°C

Like power supplies must be tied together. For example, if V_{CCIO} and V_{CC} are both 2.5V, they must also be the same supply. 3.3V V_{CCIO} and 1.2V V_{CCIO} should be tied to V_{CCAUX} or 1.2V V_{CC} respectively.

2. See recommended voltages by I/O standard in subsequent table.

3. V_{CC} must reach minimum V_{CC} value before V_{CCAUX} reaches 2.5V.

MachXO Programming/Erase Specifications

Symbol	Parameter	Min.	Max.	Units
Nanagaya	Flash Programming Cycles per t _{RETENTION}		1,000	Cycles
NPROGCYC	Flash Functional Programming Cycles		10,000	Cycles
t _{RETENTION}	Data Retention at 125° Junction Temperature	10		Years

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 3-2. BLVDS DC Conditions¹

		Nominal		
Symbol	Description	Zo = 45	Zo = 90	Units
Z _{OUT}	Output impedance	100	100	Ohms
R _{TLEFT}	Left end termination	45	90	Ohms
R _{TRIGHT}	Right end termination	45	90	Ohms
V _{OH}	Output high voltage	1.375	1.48	V
V _{OL}	Output low voltage	1.125	1.02	V
V _{OD}	Output differential voltage	0.25	0.46	V
V _{CM}	Output common mode voltage	1.25	1.25	V
I _{DC}	DC output current	11.2	10.2	mA

Over Recommended Operating Conditions

1. For input buffer, see LVDS table.

LVPECL

The MachXO family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL



Table 3-3. LVPECL DC Conditions¹

Symbol	Description	Nominal	Units
Z _{OUT}	Output impedance	100	Ohms
R _P	Driver parallel resistor	150	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	2.03	V
V _{OL}	Output low voltage	1.27	V
V _{OD}	Output differential voltage	0.76	V
V _{CM}	Output common mode voltage	1.65	V
Z _{BACK}	Back impedance	85.7	Ohms
I _{DC}	DC output current	12.7	mA

1. For input buffer, see LVDS table.



Typical Building Block Function Performance¹

Pin-to-Pin Performance (LVCMOS25 12mA Drive)

Function	-5 Timing	Units
Basic Functions		
16-bit decoder	6.7	ns
4:1 MUX	4.5	ns
16:1 MUX	5.1	ns

Register-to-Register Performance

Function	-5 Timing	Units						
Basic Functions								
16:1 MUX	487	MHz						
16-bit adder	292	MHz						
16-bit counter	388	MHz						
64-bit counter	200	MHz						
Embedded Memory Functions (1200	and 2280 Devices Only)							
256x36 Single Port RAM	284	MHz						
512x18 True-Dual Port RAM	284	MHz						
Distributed Memory Functions								
16x2 Single Port RAM	434	MHz						
64x2 Single Port RAM	320	MHz						
128x4 Single Port RAM	261	MHz						
32x2 Pseudo-Dual Port RAM	314	MHz						
64x4 Pseudo-Dual Port RAM	271	MHz						

 The above timing numbers are generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
 Rev. A 0.19

Derating Logic Timing

Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst case numbers in the operating range. Actual delays may be much faster. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.



MachXO External Switching Characteristics¹

			-	5	-4		-3		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
General I/O	Pin Parameters (Using Global Clock with	nout PLL) ¹							
		LCMXO256	—	3.5		4.2		4.9	ns
t _{PD}	Bast Case t Through 1 LUT	LCMXO640		3.5	—	4.2	—	4.9	ns
	Best Case tpD Through T LOT	LCMXO1200		3.6		4.4		5.1	ns
		LCMXO2280	_	3.6	—	4.4	—	5.1	ns
		LCMXO256	_	4.0	—	4.8	—	5.6	ns
+	Best Case Clock to Output - From PELL	LCMXO640		4.0	—	4.8	—	5.7	ns
'CO		LCMXO1200		4.3	—	5.2	—	6.1	ns
		LCMXO2280		4.3	—	5.2	—	6.1	ns
	Clock to Data Satur, To PELL	LCMXO256	1.3		1.6		1.8		ns
+.		LCMXO640	1.1		1.3		1.5		ns
'SU	Clock to Data Setup - TO FFO	LCMXO1200	1.1		1.3		1.6		ns
		LCMXO2280	1.1		1.3		1.5		ns
		LCMXO256	-0.3		-0.3		-0.3		ns
t	Clock to Data Hold To PEU	LCMXO640	-0.1		-0.1		-0.1		ns
ч		LCMXO1200	0.0		0.0		0.0		ns
		LCMXO2280	-0.4	—	-0.4	—	-0.4		ns
		LCMXO256	_	600	—	550	—	500	MHz
funda	Clock Frequency of I/O and PELL Begister	LCMXO640	_	600	—	550	—	500	MHz
'MAX_IO	Clock frequency of i/O and fr O negister	LCMXO1200	_	600	—	550	—	500	MHz
		LCMXO2280	_	600	—	550	—	500	MHz
		LCMXO256	_	200	—	220	—	240	ps
+.	Clobal Clock Skow Across Dovice	LCMXO640	_	200	—	220	—	240	ps
'SKEW_PRI	GIODAI CIUCK SKEW ACIUSS DEVICE	LCMXO1200	_	220		240		260	ps
		LCMXO2280	—	220	—	240	—	260	ps

Over Recommended Operating Conditions

1. General timing numbers based on LVCMOS2.5V, 12 mA. Rev. A 0.19



MachXO "C" Sleep Mode Timing

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t _{PWRDN}	SLEEPN Low to Power Down	All	—		400	ns
t _{PWRUP}		LCMXO256	—		400	μs
	SLEEPN High to Power Up	LCMXO640	_		600	μs
		LCMXO1200	_		800	μs
		LCMXO2280	—		1000	μs
t _{WSLEEPN}	SLEEPN Pulse Width	All	400	_		ns
t _{WAWAKE}	SLEEPN Pulse Rejection	All	_	—	100	ns

Rev. A 0.19

Flash Download Time



Symbol	Paran	neter	Min.	Тур.	Max.	Units
trefresh		LCMXO256	_	_	0.4	ms
	Minimum V _{CC} or V _{CCAUX} (later of the two supplies) to Device I/O Active	LCMXO640	_	_	0.6	ms
		LCMXO1200	_		0.8	ms
		LCMXO2280	_	_	1.0	ms

JTAG Port Timing Specifications

Symbol	Parameter	Min.	Max.	Units
f _{MAX}	TCK [BSCAN] clock frequency	—	25	MHz
t _{BTCP}	TCK [BSCAN] clock pulse width	40	—	ns
t _{втсрн}	TCK [BSCAN] clock pulse width high	20	_	ns
t _{BTCPL}	TCK [BSCAN] clock pulse width low	20	—	ns
t _{BTS}	TCK [BSCAN] setup time	8	—	ns
t _{BTH}	TCK [BSCAN] hold time	10	—	ns
t _{BTRF}	TCK [BSCAN] rise/fall time	50	_	mV/ns
t _{BTCO}	TAP controller falling edge of clock to output valid	—	10	ns
t _{BTCODIS}	TAP controller falling edge of clock to output disabled	—	10	ns
t _{BTCOEN}	TAP controller falling edge of clock to output enabled	—	10	ns
t _{BTCRS}	BSCAN test capture register setup time	8	—	ns
t _{BTCRH}	BSCAN test capture register hold time	25	_	ns
t _{BUTCO}	BSCAN test update register, falling edge of clock to output valid	—	25	ns
t _{BTUODIS}	BSCAN test update register, falling edge of clock to output disabled	—	25	ns
t _{BTUPOEN}	BSCAN test update register, falling edge of clock to output enabled	—	25	ns

Rev. A 0.19



Switching Test Conditions

Figure 3-6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

Figure 3-6. Output Test Load, LVTTL and LVCMOS Standards



 Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	CL	Timing Ref.	V _T
			LVTTL, LVCMOS 3.3 = 1.5V	—
			LVCMOS 2.5 = $V_{CCIO}/2$	—
LVTTL and LVCMOS settings (L -> H, H -> L)	×	0pF	LVCMOS 1.8 = $V_{CCIO}/2$	—
			LVCMOS 1.5 = $V_{CCIO}/2$	—
			LVCMOS 1.2 = $V_{CCIO}/2$	—
LVTTL and LVCMOS 3.3 (Z -> H)			15	V _{OL}
LVTTL and LVCMOS 3.3 (Z -> L)			1.0	V _{OH}
Other LVCMOS (Z -> H)	188	0nF	V _{CCIO} /2	V _{OL}
Other LVCMOS (Z -> L)	100	opi	V _{CCIO} /2	V _{OH}
LVTTL + LVCMOS (H -> Z)			V _{OH} - 0.15	V _{OL}
LVTTL + LVCMOS (L -> Z)			V _{OL} - 0.15	V _{OH}

Note: Output test conditions for all other interfaces are determined by the respective standards.



MachXO Family Data Sheet Pinout Information

June 2013

Data Sheet DS1002

Signal Descriptions

Signal Name	I/O	Descriptions
General Purpose		
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designa- tions are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
P[Edge] [Row/Column	1/0	[A/B/C/D/E/F] indicates the PIO within the group to which the pad is connected.
Number]_[A/B/C/D/E/F]	1/0	Some of these user programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-up resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-up resistor enabled.
GSRN	I	Global RESET signal (active low). Dedicated pad, when not in use it can be used as an I/O pin.
TSALL	I	TSALL is a dedicated pad for the global output enable signal. When TSALL is high all the outputs are tristated. It is a dual function pin. When not in use, it can be used as an I/O pin.
NC	—	No connect.
GND	—	GND - Ground. Dedicated pins.
V _{CC}	—	VCC - The power supply pins for core logic. Dedicated pins.
V _{CCAUX}	_	VCCAUX - the Auxiliary power supply pin. This pin powers up a variety of internal circuits including all the differential and referenced input buffers. Dedicated pins.
V _{CCIOx}	—	V _{CCIO} - The power supply pins for I/O Bank x. Dedicated pins.
SLEEPN ¹	I	Sleep Mode pin - Active low sleep pin.b When this pin is held high, the device operates normally.b This pin has a weak internal pull-up, but when unused, an external pull-up to V_{CC} is recommended. When driven low, the device moves into Sleep mode after a specified time.
PLL and Clock Functions (Used	as user programmable I/O pins when not used for PLL or clock pins)
[LOC][0]_PLL[T, C]_IN	_	Reference clock (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). $T = true$ and $C = complement$.
[LOC][0]_PLL[T, C]_FB	-	Optional feedback (PLL) input Pads: [LOC] indicates location. Valid designations are ULM (Upper PLL) and LLM (Lower PLL). T = true and C = complement.
PCLK [n]_[1:0]	—	Primary Clock Pads, n per side.
Test and Programming (De	dicate	d pins)
TMS	Ι	Test Mode Select input pin, used to control the 1149.1 state machine.
ТСК	Ι	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	Ι	Test Data input pin, used to load data into the device using an 1149.1 state machine.
TDO	0	Output pin -Test Data output pin used to shift data out of the device using 1149.1.

1. Applies to MachXO "C" devices only. NC for "E" devices.

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP (Cont.)

		LCMXO1200		LCMXO2280				
Pin Number	Ball Function	Bank	Dual Function	Differential	Ball Function	Bank	Dual Function	Differential
82	PT9A	1			PT12C	1		Т
83	GND	-			GND	-		
84	PT8B	1		С	PT11B	1		С
85	PT8A	1		Т	PT11A	1		Т
86	PT7D	1	PCLK1_1****		PT10B	1	PCLK1_1****	
87	PT6F	0	PCLK0_0****		PT9B	1	PCLK1_0****	
88	PT6D	0		С	PT8F	0		С
89	PT6C	0		Т	PT8E	0		Т
90	VCCAUX	-			VCCAUX	-		
91	VCC	-			VCC	-		
92	PT5B	0			PT6D	0		
93	PT4B	0			PT6F	0		
94	VCCIO0	0			VCCIO0	0		
95	PT3D	0		С	PT4B	0		С
96	PT3C	0		Т	PT4A	0		Т
97	PT3B	0			PT3B	0		
98	PT2B	0		С	PT2B	0		С
99	PT2A	0		Т	PT2A	0		Т
100**	GNDIO0 GNDIO7	-			GNDIO0 GNDIO7	-		

*Supports true LVDS outputs.

**Double bonded to the pin.

***NC for "E" devices.

****Primary clock inputs are single-ended.



LCMXO256 and LCMXO640 Logic Signal Connections: 100 csBGA

LCMXO256				LCMXO640					
Ball Number	Ball Function	Bank	Dual Function	Differen- tial	Ball Number	Ball Function	Bank	Dual Function	Differen- tial
B1	PL2A	1		Т	B1	PL2A	3		Т
C1	PL2B	1		С	C1	PL2C	3		Т
D2	PL3A	1		Т	D2	PL2B	3		С
D1	PL3B	1		С	D1	PL2D	3		С
C2	PL3C	1		Т	C2	PL3A	3		Т
E1	PL3D	1		С	E1	PL3B	3		С
E2	PL4A	1		Т	E2	PL3C	3		Т
F1	PL4B	1		С	F1	PL3D	3		С
F2	PL5A	1		Т	F2	PL4A	3		
G2	PL5B	1		С	G2	PL4C	3		Т
H1	GNDIO1	1			H1	GNDIO3	3		
H2	PL5C	1		Т	H2	PL4D	3		С
J1	PL5D	1	GSRN	С	J1	PL5B	3	GSRN	
J2	PL6A	1		Т	J2	PL7B	3		
K1	PL6B	1	TSALL	С	K1	PL8C	3	TSALL	Т
K2	PL7A	1		Т	K2	PL8D	3		С
L1	PL7B	1		С	L1	PL9A	3		
L2	PL7C	1		Т	L2	PL9C	3		
M1	PL7D	1		С	M1	PL10A	3		
M2	PL8A	1		Т	M2	PL10C	3		
N1	PL8B	1		С	N1	PL11A	3		
M3	PL9A	1		Т	M3	PL11C	3		
N2	GNDIO1	1			N2	GNDIO3	3		
P2	TMS	1	TMS		P2	TMS	2	TMS	
P3	PL9B	1		С	P3	PB2C	2		
N4	TCK	1	TCK		N4	TCK	2	TCK	
P4	PB2A	1		Т	P4	VCCIO2	2		
N3	PB2B	1		С	N3	GNDIO2	2		
P5	TDO	1	TDO		P5	TDO	2	TDO	
N5	PB2C	1		Т	N5	PB4C	2		
P6	TDI	1	TDI		P6	TDI	2	TDI	
N6	PB2D	1		С	N6	PB4E	2		
P7	VCC	-			P7	VCC	-		
N7	PB3A	1	PCLK1_1**	Т	N7	PB5B	2	PCLK2_1**	
P8	PB3B	1		С	P8	PB5D	2		
N8	PB3C	1	PCLK1_0**	Т	N8	PB6B	2	PCLK2_0**	
P9	PB3D	1		С	P9	PB6C	2		
N10	GNDIO1	1			N10	GNDIO2	2		
P11	PB4A	1		Т	P11	PB8B	2		
N11	PB4B	1		С	N11	PB8C	2		Т
P12	PB4C	1		Т	P12	PB8D	2		С
N12	PB4D	1		С	N12	PB9A	2		



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 132 csBGA (Cont.)

		LCM	XO640		LCMXO1200						LCMXO2280					
Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential	Ball #	Ball Function	Bank	Dual Function	Differential		
M9	PB7B	2		С	M9	PB9B	4		С	M9	PB12B	4		С		
N10	PB7E	2		Т	N10	PB9C	4		Т	N10	PB12C	4		Т		
P10	PB7F	2		С	P10	PB9D	4		С	P10	PB12D	4		С		
N11	GNDIO2	2			N11	GNDIO4	4			N11	GNDIO4	4				
P11	PB8C	2		Т	P11	PB10A	4		Т	P11	PB13C	4		Т		
M11	PB8D	2		С	M11	PB10B	4		С	M11	PB13D	4		С		
P12	PB9C	2		Т	P12	PB10C	4			P12	PB15B	4				
P13	PB9D	2		С	P13	PB11C	4		Т	P13	PB16C	4		Т		
N12**	SLEEPN	-	SLEEPN		N12**	SLEEPN	-	SLEEPN		N12**	SLEEPN	-	SLEEPN			
P14	PB9F	2			P14	PB11D	4		С	P14	PB16D	4		С		
N14	PR11D	1		С	N14	PR16B	3		С	N14	PR19B	3		С		
M14	PR11C	1		Т	M14	PR15B	3		C*	M14	PR18B	3		C*		
N13	PR11B	1		С	N13	PR16A	3		Т	N13	PR19A	3		Т		
M12	PR11A	1		Т	M12	PR15A	3		T*	M12	PR18A	3		T*		
M13	PR10B	1		С	M13	PR14B	3		C*	M13	PR17B	3		C*		
L14	PR10A	1		Т	L14	PR14A	3		T*	L14	PR17A	3		T*		
L13	GNDIO1	1			L13	GNDIO3	3			L13	GNDIO3	3				
K14	PR8D	1		С	K14	PR12B	3		C*	K14	PR15B	3		C*		
K13	PR8C	1		Т	K13	PR12A	3		T*	K13	PR15A	3		T*		
K12	PR8B	1		С	K12	PR11B	3		C*	K12	PR14B	3		C*		
J13	PR8A	1		Т	J13	PR11A	3		T*	J13	PR14A	3		T*		
J12	PR7C	1			J12	PR10B	3		C*	J12	PR13B	3		C*		
H14	PR7B	1		С	H14	PR10A	3		T*	H14	PR13A	3		T*		
H13	PR7A	1		Т	H13	PR9B	3		C*	H13	PR11B	3		C*		
H12	PR6D	1		С	H12	PR9A	3		T*	H12	PR11A	3		T*		
G13	PR6C	1		Т	G13	PR8B	2		C*	G13	PR10B	2		C*		
G14	PR6B	1			G14	PR8A	2		T*	G14	PR10A	2		T*		
G12	VCC	-			G12	VCC	-			G12	VCC	-				
F14	PR5D	1		С	F14	PR6C	2			F14	PR8C	2				
F13	PR5C	1		Т	F13	PR6B	2		C*	F13	PR8B	2		C*		
F12	PR4D	1		С	F12	PR6A	2		T*	F12	PR8A	2		T*		
E13	PR4C	1		Т	E13	PR5B	2		C*	E13	PR7B	2		C*		
E14	PR4B	1			E14	PR5A	2		T*	E14	PR7A	2		T*		
D13	GNDIO1	1			D13	GNDIO2	2			D13	GNDIO2	2				
D14	PR3D	1		С	D14	PR4B	2		C*	D14	PR5B	2		C*		
D12	PR3C	1		Т	D12	PR4A	2		T*	D12	PR5A	2		T*		
C14	PR2D	1		С	C14	PR3D	2		С	C14	PR4D	2		С		
B14	PR2C	1		Т	B14	PR2B	2		С	B14	PR3B	2		C*		
C13	PR2B	1		С	C13	PR3C	2		Т	C13	PR4C	2		Т		
A14	PR2A	1		Т	A14	PR2A	2		Т	A14	PR3A	2		T*		
A13	PT9F	0		С	A13	PT11D	1		С	A13	PT16D	1		С		
A12	PT9F	0		т	A12	PT11B	1		C	A12	PT16B	1		C		
B13	PT9D	0		C.	B13	PT11C	1		т	B13	PT16C	1		T		
B12	PT9C	0		т	B12	PT10F	1		· ·	B12	PT15D	1		· · ·		
C12	PT9R	0		C	C12	PT11A	1		т	C12	PT164	1		т		
A11	PT94	0		т	A11	PT10D	1		C I	A11	PT14R	1		, C		
C11	PTRC	0			C11	PT10C	1		т	C11	PT144	1		т		
Δ10	GNDIOO	0			A10	GNDIO1	1		+ '	A10		1		+ '		
B10	PT7F	0		C	B10	PTOF	1		0	B10	PT12F	1		C		
C10	DT7E	0		- С - Т	C10	DTOE	4		т Т	C10	DT10E	4				
010	FI/E	0				LIAE	1		I		FIIZE	· ·				



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

	LCMXO640				LCMXO1200						LCMXO2280				
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	
J4	PL8A	3		Т	J4	PL13A	6		T*	J4	PL16A	6		T*	
J5	PL8B	3		С	J5	PL13B	6		C*	J5	PL16B	6		C*	
R1	PL11A	3		Т	R1	PL13C	6		Т	R1	PL16C	6		Т	
R2	PL11B	3		С	R2	PL13D	6		С	R2	PL16D	6		С	
-	-	-			-	-	-			GND	GND	-			
K5	NC				K5	PL14A	6	LLM0_PLLT_FB_A	T*	K5	PL17A	6	LLM0_PLLT_FB_A	T*	
K4	NC				K4	PL14B	6	LLM0_PLLC_FB_A	C*	K4	PL17B	6	LLM0_PLLC_FB_A	C*	
L5	PL10C	3		Т	L5	PL14C	6		Т	L5	PL17C	6		Т	
L4	PL10D	3		С	L4	PL14D	6		С	L4	PL17D	6		С	
M5	NC				M5	PL15A	6	LLM0_PLLT_IN_A	T*	M5	PL18A	6	LLM0_PLLT_IN_A	T*	
M4	NC				M4	PL15B	6	LLM0_PLLC_IN_A	C*	M4	PL18B	6	LLM0_PLLC_IN_A	C*	
N4	PL11C	3		Т	N4	PL16A	6		Т	N4	PL19A	6		Т	
N3	PL11D	3		С	N3	PL16B	6		С	N3	PL19B	6		С	
VCCIO3	VCCIO3	3			VCCIO6	VCCIO6	6			VCCIO6	VCCIO6	6			
GND	GNDIO3	3			GND	GNDIO6	6			GND	GNDIO6	6			
GND	GNDIO2	2			GND	GNDIO5	5			GND	GNDIO5	5			
VCCIO2	VCCIO2	2			VCCIO5	VCCIO5	5			VCCIO5	VCCIO5	5			
P4	TMS	2	TMS		P4	TMS	5	TMS		P4	TMS	5	TMS		
P2	NC				P2	PB2A	5		Т	P2	PB2A	5		Т	
P3	NC				P3	PB2B	5		С	P3	PB2B	5		С	
N5	NC				N5	PB2C	5		Т	N5	PB2C	5		Т	
R3	TCK	2	TCK		R3	TCK	5	ТСК		R3	TCK	5	ТСК		
N6	NC				N6	PB2D	5		С	N6	PB2D	5		С	
T2	PB2A	2		Т	T2	PB3A	5		Т	T2	PB3A	5		Т	
Т3	PB2B	2		С	Т3	PB3B	5		С	Т3	PB3B	5		С	
R4	PB2C	2		Т	R4	PB3C	5		Т	R4	PB3C	5		Т	
R5	PB2D	2		С	R5	PB3D	5		С	R5	PB3D	5		С	
P5	PB3A	2		Т	P5	PB4A	5		Т	P5	PB4A	5		Т	
P6	PB3B	2		С	P6	PB4B	5		С	P6	PB4B	5		С	
T5	PB3C	2		Т	T5	PB4C	5		Т	T5	PB4C	5		Т	
M6	TDO	2	TDO		M6	TDO	5	TDO		M6	TDO	5	TDO		
T4	PB3D	2		С	T4	PB4D	5		С	T4	PB4D	5		С	
R6	PB4A	2		Т	R6	PB5A	5		Т	R6	PB5A	5		Т	
GND	GNDIO2	2			GND	GNDIO5	5			GND	GNDIO5	5			
VCCIO2	VCCIO2	2			VCCIO5	VCCIO5	5			VCCIO5	VCCIO5	5			
T6	PB4B	2		С	T6	PB5B	5		С	T6	PB5B	5		С	
N7	TDI	2	TDI		N7	TDI	5	TDI		N7	TDI	5	TDI		
Т8	PB4C	2		Т	Т8	PB5C	5		Т	Т8	PB6A	5		Т	
T7	PB4D	2		С	T7	PB5D	5		С	T7	PB6B	5		С	
M7	NC				M7	PB6A	5		Т	M7	PB7C	5		Т	
M8	NC				M8	PB6B	5		С	M8	PB7D	5		С	
Т9	VCCAUX	-			Т9	VCCAUX	-			Т9	VCCAUX	-			
R7	PB4E	2		Т	R7	PB6C	5		Т	R7	PB8C	5		Т	
R8	PB4F	2		С	R8	PB6D	5		С	R8	PB8D	5		С	
-	-				VCCIO5	VCCIO5	5			VCCIO5	VCCIO5	5			
-	-				GND	GNDIO5	5			GND	GNDIO5	5			
P7	PB5C	2		Т	P7	PB6E	5		Т	P7	PB9A	4		Т	
P8	PB5D	2		С	P8	PB6F	5		С	P8	PB9B	4		С	
N8	PB5A	2		т	N8	PB7A	4		т	N8	PB10E	4		т	
N9	PB5B	2	PCLK2_1***	С	N9	PB7B	4	PCLK4_1***	С	N9	PB10F	4	PCLK4_1***	С	
P10	PB7B	2		С	P10	PB7D	4		С	P10	PB10D	4		С	
P9	PB7A	2		т	P9	PB7C	4		Т	P9	PB10C	4		т	
M9	PB6B	2	PCLK2_0***	С	M9	PB7F	4	PCLK4_0***	С	M9	PB10B	4	PCLK4_0***	С	
L	I		-	I		I	I	-			1	I	-	I	



LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA (Cont.)

	LCMXO640				LCMXO1200						LCMXO2280					
Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential	Ball Number	Ball Function	Bank	Dual Function	Differential		
E11	NC				E11	PT10D	1		С	E11	PT15B	1		С		
E10	NC				E10	PT10C	1		Т	E10	PT15A	1		Т		
D12	PT9D	0		С	D12	PT10B	1		С	D12	PT14D	1		С		
D11	PT9C	0		Т	D11	PT10A	1		Т	D11	PT14C	1		Т		
A14	PT7F	0		С	A14	PT9F	1		С	A14	PT14B	1		С		
A13	PT7E	0		Т	A13	PT9E	1		Т	A13	PT14A	1		Т		
C12	PT8B	0		С	C12	PT9D	1		С	C12	PT13D	1		С		
C11	PT8A	0		Т	C11	PT9C	1		Т	C11	PT13C	1		Т		
-	-				VCCIO1	VCCIO1	1			VCCIO1	VCCIO1	1				
-	-				GND	GNDIO1	1			GND	GNDIO1	1				
B12	PT7B	0		С	B12	PT9B	1		С	B12	PT12D	1		С		
B11	PT7A	0		Т	B11	PT9A	1		Т	B11	PT12C	1		Т		
A12	PT7D	0		С	A12	PT8F	1		С	A12	PT12B	1		С		
A11	PT7C	0		Т	A11	PT8E	1		Т	A11	PT12A	1		Т		
GND	GND	-			GND	GND	-			GND	GND	-				
B10	PT5D	0		С	B10	PT8D	1		С	B10	PT11B	1		С		
B9	PT5C	0		Т	B9	PT8C	1		Т	B9	PT11A	1		Т		
D10	PT8D	0		С	D10	PT8B	1		С	D10	PT10F	1		С		
D9	PT8C	0		Т	D9	PT8A	1		Т	D9	PT10E	1		Т		
-	-				VCCIO1	VCCIO1	1			VCCIO1	VCCIO1	1				
-	-				GND	GNDIO1	1			GND	GNDIO1	1				
C10	PT6D	0		С	C10	PT7F	1		С	C10	PT10D	1		С		
C9	PT6C	0		Т	C9	PT7E	1		Т	C9	PT10C	1		Т		
A9	PT6B	0	PCLK0_1***	С	A9	PT7D	1	PCLK1_1***	С	A9	PT10B	1	PCLK1_1***	С		
A10	PT6A	0		Т	A10	PT7C	1		Т	A10	PT10A	1		Т		
E9	PT9B	0		С	E9	PT7B	1		С	E9	PT9D	1		С		
E8	PT9A	0		Т	E8	PT7A	1		Т	E8	PT9C	1		Т		
D7	PT5B	0	PCLK0_0***	С	D7	PT6F	0	PCLK1_0***	С	D7	PT9B	1	PCLK1_0***	С		
D8	PT5A	0		Т	D8	PT6E	0		Т	D8	PT9A	1		Т		
VCCIO0	VCCIO0	0			VCCIO0	VCCI00	0			VCCIO0	VCCIO0	0				
GND	GNDIO0	0			GND	GNDIO0	0			GND	GNDIO0	0				
C8	PT4F	0		С	C8	PT6D	0		С	C8	PT8D	0		С		
B8	PT4E	0		Т	B8	PT6C	0		Т	B8	PT8C	0		Т		
A8	VCCAUX	-			A8	VCCAUX	-			A8	VCCAUX	-				
A7	PT4D	0		С	A7	PT6B	0		С	A7	PT7D	0		С		
A6	PT4C	0		Т	A6	PT6A	0		Т	A6	PT7C	0		Т		
VCC	VCC	-			VCC	VCC	-			VCC	VCC	-				
B7	PT4B	0		С	B7	PT5F	0		С	B7	PT7B	0		С		
B6	PT4A	0		Т	B6	PT5E	0		Т	B6	PT7A	0		Т		
C6	PT3C	0		Т	C6	PT5C	0		Т	C6	PT6A	0		Т		
C7	PT3D	0		С	C7	PT5D	0		С	C7	PT6B	0		С		
A5	PT3E	0		Т	A5	PT5A	0		Т	A5	PT6C	0		Т		
A4	PT3F	0		С	A4	PT5B	0		С	A4	PT6D	0		С		
E7	NC				E7	PT4C	0		Т	E7	PT6E	0		Т		
E6	NC				E6	PT4D	0		С	E6	PT6F	0		С		
B5	PT3B	0		С	B5	PT3F	0		С	B5	PT5D	0		С		
B4	PT3A	0		Т	B4	PT3E	0		Т	B4	PT5C	0		Т		
D5	PT2D	0		С	D5	PT3D	0		С	D5	PT5B	0		С		
D6	PT2C	0		Т	D6	PT3C	0		Т	D6	PT5A	0		Т		
C4	PT2E	0		Т	C4	PT4A	0		Т	C4	PT4A	0		Т		
C5	PT2F	0		С	C5	PT4B	0		С	C5	PT4B	0		С		
-	-	-			-	-	-			GND	GND	-				
D4	NC				D4	PT2D	0		С	D4	PT3D	0		С		



LCMXO2280 Logic Signal Connections: 324 ftBGA (Cont.)

Ball Number Ball Function Bank Dual Function Differential GND GNDIO3 3 -
GND GNDIO3 3
VCCIO3 VCCIO3 3 C P15 PR20B 3 C N14 PR20A 3 T N15 PR19B 3 C M13 PR19A 3 T R15 PR18B 3 C* T16 PR17D 3 C M14 PR17C 3 T U17 PR17B 3 C* VCC VCC - U18
P15 PR20B 3 C N14 PR20A 3 T N15 PR19B 3 C M13 PR19A 3 T R15 PR18B 3 C* T16 PR18A 3 T* N16 PR17D 3 C M14 PR17C 3 C U17 PR17B 3 C* VCC VCC - U U18 PR17A 3 T*
N14 PR20A 3 T N15 PR19B 3 C M13 PR19A 3 T R15 PR18B 3 C* T16 PR18A 3 T* N16 PR17D 3 C M14 PR17C 3 C U17 PR17B 3 C* VCC VCC - U18
N15 PR19B 3 C M13 PR19A 3 T R15 PR18B 3 C* T16 PR18A 3 T* N16 PR17D 3 C M14 PR17C 3 T U17 PR17B 3 C* VCC VCC - T* U18 PR17A 3 T*
M13 PR19A 3 T R15 PR18B 3 C* T16 PR18A 3 T* N16 PR17D 3 C M14 PR17C 3 T U17 PR17B 3 C* VCC VCC - T* U18 PR17A 3 T*
R15 PR18B 3 C* T16 PR18A 3 T* N16 PR17D 3 C M14 PR17C 3 T U17 PR17B 3 C* VCC VCC - T* U18 PR17A 3 T*
T16 PR18A 3 T* N16 PR17D 3 C M14 PR17C 3 T U17 PR17B 3 C* VCC VCC - T U18 PR17A 3 T*
N16 PR17D 3 C M14 PR17C 3 T U17 PR17B 3 C* VCC VCC - U18 PR17A 3 T*
M14 PR17C 3 T U17 PR17B 3 C* VCC VCC - U18 PR17A 3 T*
U17 PR17B 3 C* VCC VCC - U18 PR17A 3 T*
VCC VCC - - U18 PR17A 3 T*
U18 PR17A 3 T*
R17 PR16D 3 C
R16 PR16C 3 T
P16 PR16B 3 C*
VCCIO3 VCCIO3 3
GND GNDIO3 3
P17 PR16A 3 T*
L13 PR15D 3 C
M15 PR15C 3 T
T17 PR15B 3 C*
T18 PR15A 3 T*
L14 PR14D 3 C
L15 PR14C 3 T
R18 PR14B 3 C*
P18 PR14A 3 T*
GND GND -
K15 PR13D 3 C
K13 PR13C 3 T
N17 PR13B 3 C*
N18 PR13A 3 T*
K16 PR12D 3 C
K14 PR12C 3 T
M16 PR12B 3 C*
L16 PR12A 3 T*
GND GNDIO3 3
VCCIO3 VCCIO3 3
J16 PR11D 3 C
J14 PR11C 3 T
M17 PR11B 3 C*
L17 PR11A 3 T*
J15 PR10D 2 C



MachXO Family Data Sheet Supplemental Information

June 2013

Data Sheet DS1002

For Further Information

A variety of technical notes for the MachXO family are available on the Lattice web site.

- TN1091, MachXO sysIO Usage Guide
- TN1089, MachXO sysCLOCK Design and Usage Guide
- TN1092, Memory Usage Guide for MachXO Devices
- TN1090, Power Estimation and Management for MachXO Devices
- TN1086, MachXO JTAG Programming and Configuration User's Guide
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- TN1097, MachXO Density Migration
- AN8066, Boundary Scan Testability with Lattice sysIO Capability

For further information on interface standards refer to the following web sites:

- JEDEC Standards (LVTTL, LVCMOS): www.jedec.org
- PCI: <u>www.pcisig.com</u>

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.